

**UTILITY  
PATENT APPLICATION  
TRANSMITTAL**

(Only for new nonprovisional applications under 37 C.F.R. 1.53(b))

Attorney Docket No.

1737/013

First Named Inventor or Application Identifier

Katsuki HAZAMA

Title

Multilevel Semiconductor Memory, Write/Read  
Method Thereto/Therefrom And Storage Medium  
Storing Write/Read Program

Express Mail Label No.

**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents

ADDRESS TO: Assistant Commissioner for Patent  
Box Applications  
Washington, DC 20231

1. ☒ Filing Fee as calculated below.
2. ☒ Specification [Total Pages [ 66 ]]  
(preferred arrangement set forth below)
- Descriptive title of the invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 USC 113) [Total Pages [ 10 ]]
4. Oath or Declaration [Total Pages [ 1 ]]
- a. ☐ Newly executed (original or copy)
- b. ☒ Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 17 completed)
- ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b)
5. ☐ Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement verifying identity of above copies

**ACCOMPANYING APPLICATION PARTS**

8. ☐ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☒ Information Disclosure Statement (IDS)/PTO-1449 ☒ Copies of IDS Citations
12. ☒ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
14. ☐ Small Entry Statement(s) ☐ Statement filed in prior application, Status still proper and desired
15. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
16. ☒ Other: Certified copies Priority Documents (JP 267844/1996, filed September 18, 1996 and 342663/199, filed December 6, 1996) were filed in parent application (U.S. Appin. 08/931,519)

17. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:☐ Continuation ☒ Divisional ☐ Continuation-in-part (CIP)

of prior application No. 08/931,519, filed September 16, 1997

**18. CORRESPONDENCE ADDRESS**☐ Customer Number or Bar Code Label

(Insert Customer No. or Attach bar code label here)

or ☐ Correspondence address below

NAME

George R. Pettit, Reg. No. 27,369

ADDRESS

Pollock, Vande Sande &amp; Amernick

1990 M Street, N.W., Suite 800

CITY

Washington

STATE

DC

ZIP CODE

20036-3425

COUNTRY

U.S.A

TELEPHONE

(202) 331-7111


FAX

(202) 293-6229

# **Fee Calculation and Transmittal**

	(Col 1)		(Col 2)	(Col 3)	SMALL ENTITY		OR	NON-SMALL ENTITY	
	NO. FILED			NO. EXTRA	RATE	FEE		RATE	FEE
TOTAL	<b>37</b>	minus	<b>20</b>	<b>= 17</b>	x 9=	<b>\$</b>		x18=	<b>\$306</b>
INDEP	<b>15</b>	minus	<b>3</b>	<b>= 12</b>	x39=	<b>\$</b>		x78=	<b>\$936</b>
First Presentation, Multiple Dependent Claims					+130=	<b>\$</b>		+260=	<b>\$0</b>
Base Filing Fee						<b>\$380</b>			<b>\$760</b>
Other Fee (specify purpose) _____						<b>\$</b>			<b>\$</b>
TOTAL FILING FEE* (accounting for possible small entity status)						<b>\$</b>	OR TOTAL		<b>\$2,002</b>

- ☒ A check in the amount of \$2,002.00 to cover the filing fee is enclosed
- ☐ No payment is enclosed at this time. Full payment will be made when the executed Declaration is submitted.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. 22-0185 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of \_\_\_\_\_ as filing fee
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 CFR § 1.16 and 1.17
- ☐ Charge the Issue Fee set in 37 CFR § 1.18 at the mailing of the Notice of Allowance, pursuant to 37 CFR § 1.311(b)

Name (Print/Type)	George R. Pettit	Registration No. (Attorney/Agent)		27,369
Signature		11/12/99	Date	

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Katsuki HAZAMA

Appln. No. To be assigned  
(Div. of 08/931,519)

Filed: November 12, 1999

For: M U L T I L E V E L  
S E M I C O N D U C T O R  
M E M O R Y , W R I T E / R E A D  
M E T H O D  
T H E R E T O / T H E R E F R O M  
A N D S T O R A G E M E D I U M  
S T O R I N G W R I T E / R E A D  
P R O G R A M

Art Unit: 2784

Examiner: D. Ton

Atty Docket: 1737/013

**PRELIMINARY AMENDMENT**

Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

Prior to examination on the merits, please amend the above-identified  
patent application as follows:

**IN THE SPECIFICATION:**

Kindly amend the specification as follows:

Page 1,

line 4, (between the title of the invention and the section entitled  
"BACKGROUND OF THE INVENTION") kindly insert the following:

--This application is a divisional application based on U.S. Application  
No. 08/931,519, filed September 16, 1997, which was allowed  
September 27, 1999.--; and

line 28, change "6(1994)-195687" to --6(1994)-195987--.

Page 5,

line 13, change "necessity" to --necessary--.

Page 8,

line 36, change "fop" to --for--.

Page 14,

line 1, change "p resent" to --present--.

Page 42,

line 6, change "hither" to --higher--.

**IN THE CLAIMS:**

Kindly amend the claims as follows:

Kindly cancel claims 1-5 and 43-68.

Claim 6,

line 14, delete "the" (second occurrence).

Claim 20,

line 10, change "fop" to --for--.

Claim 23,

line 6, delete "judged that".

Claim 33,

line 15, after "by" insert --a--;

line 20, change ", thus" to --to produce--; and

line 21, change "being output by" to --from--.

Claim 34,

line 5, after "by" insert --a--;


line 11, change "output" to --produced--.

### **REMARKS**

This application is a divisional application based on U.S. Application No. 08/931,519, which was allowed September 27, 1999. Claims prosecuted in the parent application have been cancelled, with only the non-elected claims, 6-42, remaining in the present application.

Examination on the merits of the above patent application is respectfully requested.

Respectfully submitted,



George R. Pettit, Reg. No. 27,369  
Pollock, Vande Sande & Amernick, R.L.L.P.  
1990 M Street, N.W.  
Washington, D. C. 20036-3425  
Telephone: 202-331-7111

Date:

MULTILEVEL SEMICONDUCTOR MEMORY, WRITE/READ METHOD  
THERETO/THEREFROM AND STORAGE MEDIUM STORING WRITE/READ  
PROGRAM

5

BACKGROUND OF THE INVENTION

The present invention relates to a multilevel semiconductor memory device, data writing/reading methods there-  
to/ttherefrom, and a storage medium storing data writ-  
ing/reading programs.

10

As an error correction function of codes stored in a  
semiconductor memory device, a method of using Hamming  
codes has been used. In the semiconductor memory device  
using the Hamming codes, when four-bit data (m1, m2, m3,  
m4), for instance is required to be stored, three check  
15 bits (p1, p2, p3) are obtained by a coder, and seven bits  
in total of the four data bits and the three check bits are  
stored.

20

When the Hamming codes stored in the semiconductor  
memory device are read, the read data (y1, y2, y3, y4, y5,  
y6, y7) is given to a decoder to obtain error-corrected  
data (m1, m2, m3, m4). In the above-mentioned semicon-  
ductor memory device, it is possible to correct an error  
of one bit of the read data (y1, y2, y3, y4, y5, y6, y7).  
For further detail, refer to [Coding Theory] by Hideki  
25 IMAI, published by Electronic Information Communications  
Institute (Ver. 5), June 10, 1994, for instance.

30

Recently, however, as disclosed by Japanese Laid-Open  
Patent No. 6(1994)-195687, there has been developed a  
multilevel semiconductor memory device which can store  
three or more levels of data each in a single memory cell.  
A plurality of threshold voltages are set in the multilevel  
semiconductor memory device. For instance, in the case of  
four-level non-volatile semiconductor memory, four thresh-  
old voltages (0V, 2V, 4V, 6V) are set to each memory cell,  
35 respectively, so that two-bit data can be stored in a  
single memory cell. In other words, the threshold voltage

of the memory cell is set to any one of 0V, 2V, 4V and 6V in correspondence to each of four storage contents of (00, 01, 10, 11).

5 Here, when the error correction function based upon the Hamming codes is provided for the multilevel semiconductor memory device, bits of a code train obtained by the coding are stored in sequence and two adjacent bits are stored in the same memory cell.

10 For instance, the case where check bits (p11, p21, p31) and (p12, p22, p32) are obtained on the basis of data bits (m11, m21, m31, m41) and ((m12, m22, m32, m42) and further these bits are stored in the multilevel memory cell will be explained hereinbelow. That is, when the Hamming codes composed of these data bits and these check bits are stored  
15 in the multilevel memory cell, these bits have been stored in the order of (m11, m21), (m31, m41), (p11, p21), (p31, m12), (m22, m32), (m42, p12), and (p22, p32).

Here, the way of producing an error in the multilevel semiconductor memory devices will be explained hereinbelow  
20 by taking the case of the multilevel non-volatile memory. In this case, since an error occurs due to change in threshold voltage, there exists a high possibility that an error occurs in two-bit data at the same time; that is, for example, "10" is changed to "01".

25 In other words, the errors caused in the multilevel semiconductor memory device are characterized in that errors occur concentrically in an interval of a code series according to the number of levels to be stored in a single multilevel memory cell. This is referred to as burst error. When this burst error occurs, the storage status  
30 of a single multilevel memory cell changes, and thus two-bit error occurs. In this case, since two or more errors occur in a single Hamming code, there exists a problem in that the code cannot be decoded correctly.

35 As another method, other than the one using the Hamming code, Japanese Patent Laid-Open No. 60(1985)-163300



discloses an error correction method for a multilevel semiconductor memory device that uses multiple codes. In this method, however, the fact that burst errors occur with a high possibility in the case of the multilevel semiconductor memory device is not considered. Thus, there exists a problem in that the error correction efficiency is not high.

Further, in the multilevel memory cell, there exists another problem in that the number of read operations required for a single memory cell increases. Here, a data reading method will be explained hereinbelow by taking the case of the read operation required for the four-level semiconductor memory device. In the semiconductor memory device, when receiving an external read instruction, the memory device waits an input address. In this case, the input address is a logical address not a physical address corresponding to an actual memory cell. The physical address is thus calculated on the basis of the input logical address.

Successively, on the basis of the calculated physical address, it is checked whether the threshold voltage of the designated memory cell is set to any one of 0V, 2V, 4V and 6V. The checked threshold voltage is then converted into two-bit data. In practice, reference voltages (e.g., 1V, 3V and 5V) are applied in sequence to the memory cell. In this case, when the reference voltage of 1V is applied, if a current flows through the source and drain of the memory cell, the threshold voltage of the memory cell is decided as being 0V, so that "00" data can be read. On the other hand, although a current does not flow at 1V, when a current flows at 3V, the threshold voltage of the memory cell is decided as being 2V, so that "01" data can be read. Further, although the current does not flow at 1V and 3V, when a current flows at 5V, the threshold voltage of the memory cell is decided as being 4V, so that "10" data can be read. Further, when the current does not flow at all the voltages applied to the memory cell, the threshold

voltage of the memory cell is decided as 6V, so that "11" is read. In the example, although four levels are set to a single memory cell; that is, two-bit data are stored, the method of writing and reading multilevel data (more than two) has been studied.

In the case of the multilevel memory cell, however, there exists a problem in that the number of read operations required for a single memory cell increases.

For instance, when four levels are stored in a single memory cell as described above, in the four-level semiconductor memory device, three read and check operations must be always executed to specify to which level of the four levels the threshold voltage of the memory cell belongs in each read operation, irrespective of the input address. In practice, although the read and check operations are executed by applying 1V, 3V and 5V stepwise to the memory cell, this is the same as that three read and check operations are necessary.

To overcome this problem, the Inventors have already proposed a method of increasing the read operation speed of the memory cell, in Japanese Patent Laid-Open No. 7(1995)-201189. When this method is explained in correspondence to the four-level semiconductor device, first 3V is applied to the memory cell, and then the high-order bit of the two-bit data is decided according to whether a current flows or not. In this case, when a current flows, the high-order bit is decided as "0", and when the current does not flow, the high-order bit is decided as "1". Successively, when the high-order bit is decided as "0", 1V is further applied to the memory cell. When a current flows, the two-bit data of the memory cell is decided as "00", and when the current does not flow, the data is decided and output as "01". On the other hand, when the high-order bit is decided as "1", 5V is further applied to the memory cell. When a current flows, the two-bit data of the memory cell is decided as "10", and when the current does not flow, the data is decided and output as "11". As

described above, in this data reading method proposed by the Inventors, it is possible to specify two-bit data stored in a single memory cell by two read operations.

5 In this data reading method, however, it is always necessary to specify to which level of the four levels the threshold voltage of the memory cell belongs, irrespective of the logical address; that is, even when the logical address designates the high-order bit of the memory cell.

10 As described above, in the multilevel semiconductor memory device, data are output after the data stored in the memory cell has been perfectly specified in the read operation, irrespective of the input logical address. There exists a problem in that a time longer than necessity is needed, with the result that the data reading speed is  
15 inevitably limited.

#### SUMMARY OF THE INVENTION

20 With these problems in mind, therefore, it is the object of the present invention to provide a multilevel semiconductor memory device, writing/reading methods thereto/therefrom and a storage medium storing writing/reading programs which can execute the error correction effectively, even if the multilevel data stored in a single memory cell is lost.

25 Further, another object of the present invention is to provide a multilevel semiconductor memory device, writing/reading methods thereto/therefrom and a storage medium storing writing/reading programs, which can read data of high access frequency at a high speed on the basis of the  
30 input logical address, to further shorten the access time required in the read operation.

35 The present invention provides a semiconductor device comprising: a plurality of multilevel memory cells, each cell storing at least three levels of data each; arranging means for accepting at least a first data composed of a plurality of first data bits and a second data composed of a plurality of second data bits, the first and the second

data being coded by a coding method, and for arranging the first and the second data bits in order that at least a bit of an N-order of the first data bits and a bit of the N-order of the second data bits are stored in one of the cells, the N being an integral number; generating means for generating at least a voltage corresponding to the N-order bits; and applying means for applying the voltage to the one of the cells in response to an address information corresponding to the one of the cells.

Further, the present invention provides a method of writing data of bits in a semiconductor device having a plurality of multilevel memory cells, each cell storing at least three levels of data each, comprising the steps of: entering at least a first data composed of a plurality of first data bits and a second data composed of a plurality of second data bits, the first and the second data being coded by a coding method; arranging the first and the second data bits such that at least a bit of an N-order of the first data bits and a bit of the N-order of the second data bits are stored in one of the cells, the N being an integral number; generating at least a voltage corresponding to the N-order bits; and applying the voltage to the one of the cells in response to an address information corresponding to the one of the cells.

Further, the present invention provides a computer readable medium storing program code for causing a computer to write data of bits in a semiconductor device having a plurality of multilevel memory cells, each cell storing at least three levels of data each, comprising: first program code means for entering at least a first data composed of a plurality of first data bits and a second data composed of a plurality of second data bits, the first and the second data being coded by a coding method; and second program code means for arranging the first and the second data bits such that at least a bit of an N-order of the first data bits and a bit of the N-order of the second data bits are stored in one of the cells, the N being an

integral number.

Further, the present invention provides a semiconductor device comprising: converting means for converting a logical address into a physical address; a plurality of multilevel memory cells arranged so as to correspond to a physical address space including the physical address, each cell storing  $2^n$  levels of data each expressed by  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1, X_2, \dots, X_n$ ); judging means for judging whether a logical address space including the logical address matches the physical address space; specifying means for specifying the most significant bit  $X_1$ , by one-time specifying operation, by means of a reference value when the logical address space matches the physical address space; and outputting means for outputting the specified bit from one of the cells corresponding to the physical address.

Further, the present invention provides a method of reading  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1, X_2, \dots, X_n$ ) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell storing  $2^n$  levels of data each expressed by the bits ( $X_1, X_2, \dots, X_n$ ), comprising the steps of: converting a logical address into a physical address included in the physical address space; judging whether a logical address space including the logical address matches the physical address space; specifying the most significant bit  $X_1$ , by one-time specifying operation, by means of a reference value when judged that the logical address space matches the physical address space; and outputting the specified bit from one of the cells corresponding to the physical address.

Further, the present invention provides a method of reading  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1, X_2, \dots, X_n$ ) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell having at least one transistor, each cell storing  $2^n$  levels of data each expressed by the bits ( $X_1, X_2, \dots$ , and  $X_n$ ),

comprising the steps of: converting a logical address into a physical address included in the physical address space; judging whether a logical address space including the logical address matches the physical address space; specifying the most significant bit  $X_1$  by applying a predetermined reference voltage to a gate of the transistor to determine whether a current flows between a source and a drain of the transistor when the logical address space matches the physical address space; and outputting the specified bit from one of the cells corresponding to the physical address.

Further, the present invention provides a method of reading  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1, X_2, \dots, X_n$ ) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell having at least one transistor, each cell storing  $2^n$  levels of data each expressed by the bits ( $X_1, X_2, \dots$ , and  $X_n$ ), comprising the steps of: converting a logical address into a physical address included in the physical address space; judging whether a logical address space including the logical address matches the physical address space; specifying the most significant bit  $X_1$  by comparing an output voltage of the transistor corresponding to the most significant bit with a reference voltage when the logical address space matches the physical address space; and outputting the specified bit from one of the cells corresponding to the physical address.

Further, the present invention provides a computer readable medium storing program code for causing a computer to read  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1, X_2, \dots, X_n$ ) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell storing  $2^n$  levels of data each expressed by the bits ( $X_1, X_2, \dots, X_n$ ), comprising: first program code means for converting a logical address into a physical address included in the physical address space; second program code means for

judging whether a logical address space including the logical address matches the physical address space; third program code means for specifying the most significant bit X<sub>1</sub>, by one-time specifying operation, by means of a reference value when judged that the logical address space matches the physical address space; and fourth program code means for outputting the specified bit from one of the cells corresponding to the physical address.

Further, the present invention provides a computer readable medium storing program code for causing a computer to read  $\underline{n}$  ( $n \geq 2$ ) number of bits (X<sub>1</sub>, X<sub>2</sub>, ..., X<sub>n</sub>) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell having at least one transistor, each cell storing  $2^n$  levels of data each expressed by the bits (X<sub>1</sub>, X<sub>2</sub>, ..., X<sub>n</sub>), comprising: first program code means for converting a logical address into a physical address included in the physical address space; second program code means for judging whether a logical address space including the logical address matches the physical address space; third program code means for specifying the most significant bit X<sub>1</sub> by applying a reference voltage to a gate of the transistor when the logical address space matches the physical address space to determine whether a current flows between a source and a drain of the transistor; and fourth program code means for outputting the specified bit from one of the cells corresponding to the physical address.

Further, the present invention provides a computer readable medium storing program code for causing a computer to read  $\underline{n}$  ( $n \geq 2$ ) number of bits (X<sub>1</sub>, X<sub>2</sub>, ..., X<sub>n</sub>) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell having at least one transistor, each cell storing  $2^n$  levels of data each expressed by the bits (X<sub>1</sub>, X<sub>2</sub>, ..., X<sub>n</sub>), comprising: first program code means for converting a logical address into a physical address included in the physical

address space; second program code means for judging whether a logical address space including the logical address matches the physical address space; third program code means for specifying the most significant bit X1 by  
5 comparing an output voltage of the transistor corresponding to the most significant bit with a reference voltage when the logical address space matches the physical address space; and fourth program code means for outputting the specified bit from one of the cells corresponding to the  
10 physical address.

Further, the present invention provides a semiconductor device having a plurality of multilevel memory cells, each cell storing one of at least three levels of data each, the semiconductor device comprising a bit disperser for  
15 dispersing bits over the plurality of multilevel memory cells to store the bits therein, the bits constituting at least one code data coded by a coding method to be stored in the cells.

Further, the present invention provides a computer readable medium storing program code for causing a computer to store data in a semiconductor device having a plurality of multilevel memory cells, each cell storing one of at least three levels of data each, comprising a program code  
20 means for dispersing bits over the plurality of multilevel memory cells to store the bits therein, the bits constituting at least one code data coded by a coding method to be stored in the cells.  
25

Further, the present invention provides a method of writing at least one code data coded by a coding method in  
30 a semiconductor device having a plurality of multilevel memory cells, each cell storing one of at least three levels of data each, the method comprising the step of dispersing bits constituting the code data over the plurality of multilevel memory cells.

Further, the present invention provides a computer readable medium storing program code for causing a computer to write at least one code data coded by a coding method  
35



in a semiconductor device having a plurality of multilevel memory cells, each cell storing one of at least three levels of data each, comprising the program code for dispersing bits constituting the code data over the plurality of multilevel memory cells.

Further, the present invention provides a semiconductor device comprising: inputting means for inputting a logical address; converting means for converting the logical address into a physical address; a plurality of multilevel memory cells arranged so as to correspond to physical addresses, each cell storing at least three levels of data each, the data being expressed by data components of two-dimension or more; controlling means for selecting one of the cells corresponding to the physical address and designating one of the data components in accordance with the logical address; and outputting means for outputting the designated data component, wherein the semiconductor device has a judging value for specifying, by one-time specifying operation, at least one of the data components, and when the logical address is included in an address space A1 that corresponds to an address space including the physical address, the controlling means specifies the designated data component by means of the judging value, thus the specified data being output by the outputting means.

Further, the present invention provides a method of reading data stored in a semiconductor device having at least one multilevel memory cell provided so as to correspond to a physical addresses converted from an input logical address, the cell having a control gate, a source and a drain, the cell storing at least three levels of data each, the data being expressed by data components of two-dimension or more; comprising the steps of: preparing a judging value for specifying at least one of the data components; and applying a voltage corresponding to the judging value to the control gate to determine whether a current flows between the source and the drain when the

logical address is included in an address space A1 that corresponds to an address space including the physical address.

Further, the present invention provides a computer readable medium storing program code for causing a computer to read data stored in a semiconductor device having at least one multilevel memory cell provided so as to correspond to a physical addresses converted from an input logical address, the cell having a control gate, a source and a drain, the cell storing at least three levels of data each, the data being expressed by data components of two-dimension or more; comprising: first program code means for preparing a judging value for specifying at least one of the data components; and second program code means for applying a voltage corresponding to the judging value to the control gate to determine whether a current flows between the source and the drain when the logical address is included in an address space A1 that corresponds to an address space including the physical address.

Further, the present invention provides a semiconductor device comprising: a plurality of multilevel memory cells, each cell storing one of at least three different levels of data each; first coding means for converting, by a coding method, a first data into a first code composed of at least two-digit code components; second coding means for converting, by a coding method, a second data into a second code composed of at least two-digit code components; and arranging means for arranging the code components in order to store at least two pairs of code components in corresponding cells, each pair having a code component of the first code and a code component of the second code of a same digit.

Further, the present invention provides a semiconductor device comprising: a plurality of multilevel memory cells, each cell storing one of at least three different levels of data each; coding means for converting input data into a code of at least two digits by a coding method; and

separating means for separating the code by a specific number of digits into at least a first and a second block of code components to store at least a code component group in at least one of the cells, the group having a code component of the first block and a code component of the second block of a same digit.

According to the present invention, when an error occurs in multilevel data stored in a single multilevel memory cell, data of the minimum number of error-correctable bits is lost in one code, it is possible to execute the error correction effectively.

Further, according to the present invention, logical addresses are divided hieratically into an address space of relatively high access speed and another address space of relatively low access speed. And, a partial space one-to-one corresponding to the address space formed by physical addresses is determined as the address space of relatively high access speed. Further, data in the address space of relatively high access speed is stored in the specific component, for example the high-order bit, in each memory cell. This data is judged by use of one judging value.

When the input logical address is included in the partial space, this logical address designates the high-order bit data. It is thus possible to immediately detects the high-order bit data by a single decision process by use of judging value. It is thus possible to read data from the semiconductor device with multilevel memory cells in an extremely high efficiency by storing data of the highest access frequency and data of a relatively low access frequency in the high- and the low-order bit, respectively in each cell.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing a main configuration of an EEPROM in the preferred embodiments according to the

present invention;

Fig. 2 is a schematic cross-sectional view showing a floating-gate type memory cell of the EEPROM in the preferred embodiments according to the present invention;

5 Fig. 3 is an illustration for assistance in explaining the first embodiment of the method of data writing according to the present invention;

Fig. 4 is an illustration for assistance in explaining the second embodiment of the method of data writing according to the present invention;

10 Figs. 5A and 5B are illustrations for assistance in explaining the modifications of the second embodiment of the method of data writing according to the present invention;

15 Fig. 6 is an illustration for assistance in explaining the third embodiment of the method of data writing according to the present invention;

Fig. 7A and 7B are illustrations for assistance in explaining the modifications of the third embodiment of the method of data writing according to the present invention;

20 Fig. 8 is a flowchart showing the first embodiment of the method of data reading according to the present invention;

25 Fig. 9 is a block diagram for explaining a method of judging a threshold voltage in the flowchart shown in Fig. 8;

Fig. 10 is a flowchart showing the second embodiment of the method of data reading according to the present invention; and

30 Fig. 11 is a block diagram for explaining another method of judging a threshold voltage.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

35 Embodiments of the multilevel semiconductor memory device, the methods of writing/reading data from/to the memory device, and the storage medium storing the data

writing/reading programs according to the present invention will be described hereinbelow with reference to the attached drawings.

Fig. 1 shows the essential construction of a multilevel EEPROM (electrically erasable and programmable read only memory), to which embodiments according to the present invention are applied. In Fig. 1, a memory cell array 1 is formed by arranging a plurality of memory cells in a matrix pattern. Each memory cell is of floating gate type, as shown in Fig. 2. In Fig. 2, a drain 12 and a source 13 each formed by an n-type impurity diffusion layer are formed on a surface of a p-type silicon substrate 11. Further, a channel region 14 is formed between the drain 12 and the source 13.

A bit line 15 is connected to the drain 12, and a source line 16 is connected to the source 13. Further, formed on the channel region 14 is a tunnel insulating film 20 formed of  $\text{SiO}_2$  film and having a thickness of about 10nm. On this tunnel insulating film 20, there are formed in sequence a floating gate 17 formed of a low-resistance polysilicon, an interlayer insulating film 18, and a control gate (word line) 19 formed of a low-resistance polysilicon.

The word line 19 is connected to a decoder 2 provided as extending in the column direction of the memory cell array 1. The bit line 15 is connected to a multiplexer 4 provided as extending in the row direction of the memory cell array 1. And, the source line 16 is grounded.

When data are written in the multilevel EEPROM as described above, the operation mode is set to a program mode. Further, data are input through an input/output interface (I/F) 8; on the other hand, addresses are input through an input interface I/F 7. Each input address is a logical address and hence converted into a physical address by a converter 9.

The data input through the input I/F 8 are given to a signal controller 6. The bit data of the given data are

rearranged by a bit data separator 6a provided in the signal controller 6, as described in further detail later.

The input data whose bits are rearranged are given to a voltage generator and controller 3, to generate voltages according to the bit data. The voltages generated as described above are applied to the memory cell array 1 through a decoder 2, so that predetermined threshold voltages are set to the memory cells.

The first embodiment of the method of data writing according to the present invention will be described hereinbelow with reference to Fig. 3.

The multilevel EEPROM described in this embodiment is a four-level memory device, in which the threshold voltage of each memory cell is set to any of the four values (0V, 2V, 4V, 6V) corresponding to each of two-bit data (00, 01, 10, 11) to be stored. Employed in this EEPROM is the method of interleaving, by  $m$ -times, a code  $C$  having a code length  $n$  and a burst error correction capability  $L$ , as the burst error correction code.

In data rewriting, whenever 8-bit data are input, the input data is divided into  $4 \times 2$  data bits as ( $m_{11}$ ,  $m_{21}$ ,  $m_{31}$ ,  $m_{41}$ ) and ( $m_{12}$ ,  $m_{22}$ ,  $m_{32}$ ,  $m_{42}$ ). On the basis of the divided data bits,  $3 \times 2$  check bits ( $p_{11}$ ,  $p_{21}$ ,  $p_{31}$ ) and ( $p_{12}$ ,  $p_{22}$ ,  $p_{32}$ ) are formed.

Further, on the basis of these data bits ( $m_{11}$ ,  $m_{21}$ ,  $m_{31}$ ,  $m_{41}$ ) and ( $m_{12}$ ,  $m_{22}$ ,  $m_{32}$ ,  $m_{42}$ ) and the check bits ( $p_{11}$ ,  $p_{21}$ ,  $p_{31}$ ) ( $p_{12}$ ,  $p_{22}$ ,  $p_{32}$ ), two code words ( $m_{11}$ ,  $m_{21}$ ,  $m_{31}$ ,  $m_{41}$ ,  $p_{11}$ ,  $p_{21}$ ,  $p_{31}$ ) and ( $m_{12}$ ,  $m_{22}$ ,  $m_{32}$ ,  $m_{42}$ ,  $p_{12}$ ,  $p_{22}$ ,  $p_{32}$ ) are formed.

The two code words formed as described above are given to the bit data separator 6a, and then the bits of the code words are put in the positions of  $2 \times 7$  arrangement as shown in Fig. 3. Further, combinations of ( $m_{11}$ ,  $m_{12}$ ), ( $m_{21}$ ,  $m_{22}$ ), ( $m_{31}$ ,  $m_{32}$ ), ( $m_{41}$ ,  $m_{42}$ ), ( $p_{11}$ ,  $p_{12}$ ), ( $p_{21}$ ,  $p_{22}$ ) and ( $p_{31}$ ,  $p_{32}$ ) are sequentially stored in the seven memory cells.

Accordingly, in Fig. 3,  $m_{11}$  and  $m_{12}$  are stored in the

memory cell 1 as the high- and the low-order bit, respectively. In the same way, m21 and m22; m31 and m32; m41 and m42; p11 and p12; p21 and p22; and p31 and p32 are stored in the memory cells 2 to 7, respectively.

5 As described later in further detail, each code word can be corrected even if a single error occurs. For instance, as shown in Fig. 3, even if the threshold voltage of the third memory cell 3 changes and thereby a burst error of two-bit length occurs, since this error is a  
10 single error in a single code word, the correction is enabled. In other words, even if the threshold voltage of one of the seven memory cells changes; that is, even when a burst error such that the stored contents "01" change to "10" occurs, for instance, the correction is enabled.

15 The second embodiment of the method of data writing according to the present invention will be described hereinbelow.

The semiconductor device applied with the second embodiment is an eight-level memory device, in which the  
20 threshold voltage of each memory cell is set to any of eight levels (0V, 1V, 2V, 3V, 4V, 5V, 6V, 7V) corresponding to three-bit data (000, 001, 010, 011, 100, 101, 110, 111) to be stored.

In data rewriting, whenever 12-bit data is input, the  
25 input data is divided into 4 x 3 data bits (m11, m21, m31, m41), (m12, m22, m32, m42) and (m13, m23, m33, m43). On the basis of the divided data bits, 3 x 3 redundant check bits (p11, p21, p31), (p12, p22, p32) and (p13, p23, p33) are obtained.

30 On the basis of these data bits and check bits, three code words (m11, m21, m31, m41, p11, p21, p31), (m12, m22, m32, m42, p12, p22, p32) and (m13, m23, m33, m43, p13, p23, p33) are formed in 3 x 7 arrangement. Further, as shown in Fig. 4, (m11, m12, m13), (m21, m22, m23), (m31, m32, m33), (m41, m42, m43), (p11, p12, p13), (p21, p22, p23) and  
35 (p31, p32, p33) are stored in the seven memory cells.

Accordingly, in Fig. 4, m11, m12 and m13 are stored in

the memory cell 1 as the high-, the medium- and the low-order bit, respectively. In the same way, m21, m22 and m23; m31, m32 and m33; m41, m42 and m43; p11, p12 and p13; p21, p22 and p23; and p31, p32 and p33 are stored in the  
5 memory cells 2 to 7, respectively.

Each code word can be corrected even if a single error occurs. For instance, as shown in Fig. 4, even if the threshold voltage of the third memory cell 3 changes and thereby a burst error of three-bit length occurs, since  
10 this error is a single error in a single code word, the correction is enabled. In other words, even if the threshold voltage of one of the seven memory cells changes; that is, even when a burst error such that the stored contents "100" change to "011" occurs, for instance, the  
15 correction is enabled.

Two modifications of the second embodiment of the method of data writing according to the present invention will be described hereinbelow.

The semiconductor device applied with the first  
20 modification is an eight-level memory device, in which the threshold voltage of each memory cell is set to any of eight levels (0V, 1V, 2V, 3V, 4V, 5V, 6V, 7V) corresponding to three-bit data (000, 001, 010, 011, 100, 101, 110, 111) to be stored. The first modification follows a specific  
25 linear coding standard in which two errors per bit of a code word can be corrected.

In data rewriting, whenever data composed of a specific number of bits, for example, K bits are input, the input data are divided into three ( $K/3$ ) data bits. Redundant  
30 bits are obtained on the basis of the divided data bits to form a 14-bit code word (m11, m21, m31, m41, m51, m61, m71, m12, m22, m32, m42, m52, m62, m72) and a 7-bit code word (m13, m23, m33, m43, m53, m63, m73). In each code word, a specific number of bits are data bits and the remaining  
35 bits are redundant bits for error correction.

Then, the 14-bit code word (m11, m21, m31, m41, m51, m61, m71, m12, m22, m32, m42, m52, m62, m72) is divided



into 7-bit code trains ( $m_{11}$ ,  $m_{21}$ ,  $m_{31}$ ,  $m_{41}$ ,  $m_{51}$ ,  $m_{61}$ ,  $m_{71}$ ) and ( $m_{12}$ ,  $m_{22}$ ,  $m_{32}$ ,  $m_{42}$ ,  $m_{52}$ ,  $m_{62}$ ,  $m_{72}$ ).

Then, the code train a ( $m_{11}$ ,  $m_{21}$ ,  $m_{31}$ ,  $m_{41}$ ,  $m_{51}$ ,  $m_{61}$ ,  $m_{71}$ ), the code train b ( $m_{12}$ ,  $m_{22}$ ,  $m_{32}$ ,  $m_{42}$ ,  $m_{52}$ ,  $m_{62}$ ,  $m_{72}$ ) and one code word c ( $m_{13}$ ,  $m_{23}$ ,  $m_{33}$ ,  $m_{43}$ ,  $m_{53}$ ,  $m_{63}$ ,  $m_{73}$ ) are put in the positions of 3 x 7 arrangement. Further, as shown in Fig. 5A, ( $m_{11}$ ,  $m_{12}$ ,  $m_{13}$ ), ( $m_{21}$ ,  $m_{22}$ ,  $m_{23}$ ), ( $m_{31}$ ,  $m_{32}$ ,  $m_{33}$ ), ( $m_{41}$ ,  $m_{42}$ ,  $m_{43}$ ), ( $m_{51}$ ,  $m_{52}$ ,  $m_{53}$ ), ( $m_{61}$ ,  $m_{62}$ ,  $m_{63}$ ) and ( $m_{71}$ ,  $m_{72}$ ,  $m_{73}$ ) are stored in the seven memory cells.

Accordingly, in Fig. 5A,  $m_{11}$ ,  $m_{12}$  and  $m_{13}$  are stored in the memory cell 1 as the high-, the medium- and the low-order bit, respectively. In the same way,  $m_{21}$ ,  $m_{22}$  and  $m_{23}$ ;  $m_{31}$ ,  $m_{32}$  and  $m_{33}$ ;  $m_{41}$ ,  $m_{42}$  and  $m_{43}$ ;  $m_{51}$ ,  $m_{52}$  and  $m_{53}$ ;  $m_{61}$ ,  $m_{62}$  and  $m_{63}$ ; and  $m_{71}$ ,  $m_{72}$  and  $m_{73}$  are stored in the memory cells 2 to 7, respectively.

The code trains a and b, and the code word c can be corrected even if a single error occurs. For instance, as shown in Fig. 5A, even if a burst error of three-bit length occurs in the third memory cell 3, since this error is a single error in the code trains a and b, and the code word c, and this error corresponds to two errors in the code word composed of the code trains a and b, the correction is enabled. In other words, even if the threshold voltage of one of the seven memory cells changes; that is, even when a burst error such that the stored contents "100" change to "011" occurs, for instance, the correction is enabled.

Next, the second modification of the second embodiment of the method of data writing according to the present invention will be described hereinbelow.

The semiconductor device applied with the second modification is an eight-level memory device, in which the threshold voltage of each memory cell is set to any of eight levels (0V, 1V, 2V, 3V, 4V, 5V, 6V, 7V) corresponding to three-bit data (000, 001, 010, 011, 100, 101, 110, 111) to be stored. The second modification follows a specific

coding standard in which a single error per bit of a code word can be corrected and two errors per bit of a code word can be detected.

5 In data rewriting, whenever 12-bit data is input, the input data is divided into  $4 \times 3$  data bits ( $m_{11}$ ,  $m_{21}$ ,  $m_{31}$ ,  $m_{41}$ ), ( $m_{12}$ ,  $m_{22}$ ,  $m_{32}$ ,  $m_{42}$ ) and ( $m_{13}$ ,  $m_{23}$ ,  $m_{33}$ ,  $m_{43}$ ). By means of Hamming codes,  $3 \times 3$  redundant bits ( $p_{11}$ ,  $p_{21}$ ,  $p_{31}$ ), ( $p_{12}$ ,  $p_{22}$ ,  $p_{32}$ ) and ( $p_{13}$ ,  $p_{23}$ ,  $p_{33}$ ) are obtained on the basis of the divided data bits.

10 Then, all the seven bits are EX-ORed in each of the three code trains ( $m_{11}$ ,  $m_{21}$ ,  $m_{31}$ ,  $m_{41}$ ,  $p_{11}$ ,  $p_{21}$ ,  $p_{31}$ ), ( $m_{12}$ ,  $m_{22}$ ,  $m_{32}$ ,  $m_{42}$ ,  $p_{12}$ ,  $p_{22}$ ,  $p_{32}$ ) and ( $m_{13}$ ,  $m_{23}$ ,  $m_{33}$ ,  $m_{43}$ ,  $p_{13}$ ,  $p_{23}$ ,  $p_{33}$ ). The resultant redundant bits  $q_1$ ,  $q_2$ , and  $q_3$  are added to the three code trains, respectively,  
15 to form three code words ( $m_{11}$ ,  $m_{21}$ ,  $m_{31}$ ,  $m_{41}$ ,  $p_{11}$ ,  $p_{21}$ ,  $p_{31}$ ,  $q_1$ ), ( $m_{12}$ ,  $m_{22}$ ,  $m_{32}$ ,  $m_{42}$ ,  $p_{12}$ ,  $p_{22}$ ,  $p_{32}$ ,  $q_2$ ) and ( $m_{13}$ ,  $m_{23}$ ,  $m_{33}$ ,  $m_{43}$ ,  $p_{13}$ ,  $p_{23}$ ,  $p_{33}$ ,  $q_3$ ).

Then, the three code words are put in the positions of  $3 \times 8$  arrangement. Further, as shown in Fig. 5B, ( $m_{11}$ ,  $m_{12}$ ,  $m_{13}$ ), ( $m_{21}$ ,  $m_{22}$ ,  $m_{23}$ ), ( $m_{31}$ ,  $m_{32}$ ,  $m_{33}$ ), ( $m_{41}$ ,  $m_{42}$ ,  $m_{43}$ ), ( $p_{11}$ ,  $p_{12}$ ,  $p_{13}$ ), ( $p_{21}$ ,  $p_{22}$ ,  $p_{23}$ ), ( $p_{31}$ ,  $p_{32}$ ,  $p_{33}$ ) and ( $q_1$ ,  $q_2$ ,  $q_3$ ) are stored in the eight memory cells.

Accordingly, in Fig. 5B,  $m_{11}$ ,  $m_{12}$  and  $m_{13}$  are stored in the memory cell 1 as the high-, the medium- and the low-order bit, respectively. In the same way,  $m_{21}$ ,  $m_{22}$  and  $m_{23}$ ;  $m_{31}$ ,  $m_{32}$  and  $m_{33}$ ;  $m_{41}$ ,  $m_{42}$  and  $m_{43}$ ;  $p_{11}$ ,  $p_{12}$  and  $p_{13}$ ;  $p_{21}$ ,  $p_{22}$  and  $p_{23}$ ;  $p_{31}$ ,  $p_{32}$  and  $p_{33}$ ; and  $q_1$ ,  $q_2$  and  $q_3$  are stored in the memory cells 2 to 8, respectively.

Each code word can be corrected even if a single error occurs. For instance, as shown in Fig. 5B, even if a burst error of three-bit length occurs in the third memory cell 3, since this error is a single error in each code word, the correction is enabled. In other words, even if the threshold voltage of one of the eight memory cells changes; that is, even when a burst error such that the stored contents "100" change to "011" occurs, for instance, the  
35 correction is enabled. Further, if a burst error of one

to three-bit length occurs in another memory cell, there are two errors in at least one code word. These two errors can be detected and one of them can be corrected.

5 The third embodiment of the method of data writing according to the present invention will be described hereinbelow.

10 The semiconductor device applied with the third embodiment is a sixteen-level memory device, in which the threshold voltage of each memory cell is set to any of sixteen levels (0V, 1V, 1.25V, 1.5V, 1.75V, 2V, 2.25V, 2.5V, 2.75V, 3V, 3.25V, 3.5V, 3.75V, 4V, 4.25V, 4.5V) corresponding to four-bit data (0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111) to be stored.

15 In data rewriting, whenever 16-bit data is input, the input data is divided into 4 x 4 data bits (m11, m21, m31, m41), (m12, m22, m32, m42), (m13, m23, m33, m43) and (m14, m24, m34, m44). On the basis of the divided data bits, 3 x 4 redundant bits (p11, p21, p31), (p12, p22, p32), (p13, p23, p33) and (p14, p24, p34) are obtained.

20 On the basis of these data bits and redundant bits, four code words (m11, m21, m31, m41, p11, p21, p31), (m12, m22, m32, m42, p12, p22, p32), (m13, m23, m33, m43, p13, p23, p33) and (m14, m24, m34, m44, p14, p24, p34) are formed and put in the positions of 4 x 7 arrangement. Further, as shown in Fig. 6, (m11, m12, m13, m14), (m21, m22, m23, m24), (m31, m32, m33, m34), (m41, m42, m43, m44), (p11, p12, p13, p14), (p21, p22, p23, p24) and (p31, p32, p33, p34) are stored in the seven memory cells.

30 Accordingly, in Fig. 6, m11, m12, m13 and m14 are stored in the memory cell 1 as the first, the second, the third and the fourth bit, respectively. In the same way, m21, m22, m23 and m24; m31, m32, m33 and m34; m41, m42, m43 and m44; p11, p12, p13 and p14; p21, p22, p23 and p24; and p31, p32, p33 and p34 are stored in the memory cells 2 to 7, respectively.

Each code word can be corrected even if a single error

occurs. For instance, as shown in Fig. 6, even if a burst error of four-bit length occurs in the third memory cell 3, since this error is a single error in a single code word, the correction is enabled. In other words, even if the threshold voltage of one of the seven memory cells changes; that is, even when a burst error such that the stored contents "1000" change to "0111" occurs, for instance, the correction is enabled.

Two modifications of the third embodiment of the method of data writing according to the present invention will be described hereinbelow.

The semiconductor device applied with the first modification is a sixteen-level memory device, in which the threshold voltage of each memory cell is set to any of sixteen levels (0V, 1V, 1.25V, 1.5V, 1.75V, 2V, 2.25V, 2.5V, 2.75V, 3V, 3.25V, 3.5V, 3.75V, 4V, 4.25V, 4.5V) corresponding to four-bit data (0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111) to be stored. The first modification follows a specific linear coding standard in which two errors per bit of a code word can be corrected.

In data rewriting, whenever data composed of a specific number of bits, for example,  $p$  bits is input, the input data is divided into four ( $p/3$ ) data bits. Redundant bits are obtained on the basis of the divided data bits to form two 14-bit code words ( $m_{11}, m_{21}, m_{31}, m_{41}, m_{51}, m_{61}, m_{71}, m_{12}, m_{22}, m_{32}, m_{42}, m_{52}, m_{62}, m_{72}$ ) and ( $m_{13}, m_{23}, m_{33}, m_{43}, m_{53}, m_{63}, m_{73}, m_{14}, m_{24}, m_{34}, m_{44}, m_{54}, m_{64}, m_{74}$ ). In each code word, a specific number of bits are data bits and the remaining bits are redundant bits for error correction.

Then, these 14-bit code words are divided into 7-bit code trains ( $m_{11}, m_{21}, m_{31}, m_{41}, m_{51}, m_{61}, m_{71}$ ) and ( $m_{12}, m_{22}, m_{32}, m_{42}, m_{52}, m_{62}, m_{72}$ ), and ( $m_{13}, m_{23}, m_{33}, m_{43}, m_{53}, m_{63}, m_{73}$ ) and ( $m_{14}, m_{24}, m_{34}, m_{44}, m_{54}, m_{64}, m_{74}$ ), respectively.

Then, the code trains are put in the positions of 4 x 7 arrangement. Further, as shown in Fig. 7A, ( $m_{11}, m_{12},$

m13, m14), (m21, m22, m23, m24), (m31, m32, m33, m34), (m41, m42, m43, m44), (m51, m52, m53, m54), (m61, m62, m63, m64) and (m71, m72, m73, m74) are stored in the seven memory cells.

5        Accordingly, in Fig. 7A, m11, m12, m13 and m14 are stored in the memory cell 1 as the first, the second, the third and the fourth bit, respectively. In the same way, m21, m22, m23 and m24; m31, m32, m33 and m34; m41, m42, m43 and m44; m51, m52, m53 and m54; m61, m62, m63 and m64; and  
10        m71, m72, m73 and m74 are stored in the memory cells 2 to 7, respectively.

Each code train can be corrected even if a single error occurs. For instance, as shown in Fig. 7A, even if a burst error of four-bit length occurs in the third memory cell  
15        3, since this error is a single error in each code train, and this error corresponds to two errors in the code word composed of two of the code trains, the correction is enabled. In other words, even if the threshold voltage of one of the seven memory cells changes; that is, even when  
20        a burst error such that the stored contents "1000" change to "0111" occurs, for instance, the correction is enabled.

Next, the second modification of the third embodiment of the method of data writing according to the present invention will be described hereinbelow.

25        The semiconductor device applied with the second modification is a sixteen-level memory device, in which the threshold voltage of each memory cell is set to any of sixteen levels (0V, 1V, 1.25V, 1.5V, 1.75V, 2V, 2.25V, 2.5V, 2.75V, 3V, 3.25V, 3.5V, 3.75V, 4V, 4.25V, 4.5V)  
30        corresponding to four-bit data (0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111) to be stored. The second modification follows a specific coding standard in which a single error per bit of a code word can be corrected and two errors per bit of  
35        a code word can be detected.

In data rewriting, whenever 16-bit data is input, the input data is divided into 4 x 4 data bits (m11, m21, m31,

m41), (m12, m22, m32, m42), (m13, m23, m33, m43) and (m14, m24, m34, m44). By means of Hamming codes, 3 x 4 redundant bits (p11, p21, p31), (p12, p22, p32), (p13, p23, p33) and (p14, p24, p34) are obtained on the basis of the divided data bits.

Then, all the seven bits are EX-ORed in each of the four code trains (m11, m21, m31, m41, p11, p21, p31), (m12, m22, m32, m42, p12, p22, p32), (m13, m23, m33, m43, p13, p23, p33) and (m14, m24, m34, m44, p14, p24, p34). The resultant redundant bits q1, q2, q3 and q4 are added to the four code trains, respectively, to form four code words (m11, m21, m31, m41, p11, p21, p31, q1), (m12, m22, m32, m42, p12, p22, p32, q2), (m13, m23, m33, m43, p13, p23, p33, q3) and (m14, m24, m34, m44, p14, p24, p34, q4).

Then, the four code words are put in the positions of 4 x 8 arrangement. Further, as shown in Fig. 7B, (m11, m12, m13, m14), (m21, m22, m23, m24), (m31, m32, m33, m34), (m41, m42, m43, m44), (p11, p12, p13, p14), (p21, p22, p23, p24), (p31, p32, p33, p34) and (q1, q2, q3, q4) are stored in the eight memory cells.

Accordingly, in Fig. 7B, m11, m12, m13 and m14 are stored in the memory cell 1 as the first, the second, the third and the fourth bit, respectively. In the same way, m21, m22, m23 and m24; m31, m32, m33 and m34; m41, m42, m43 and m44; p11, p12, p13 and p14; p21, p22, p23 and p24; p31, p32, p33 and p34; and q1, q2, q3 and q4 are stored in the memory cells 2 to 8, respectively.

Each code word can be corrected even if a single error occurs. For instance, as shown in Fig. 7B, even if a burst error of four-bit length occurs in the third memory cell 3, since this error is a single error in each code word, the correction is enabled. In other words, even if the threshold voltage of one of the eight memory cells changes; that is, even when a burst error such that the stored contents "1000" change to "0111" occurs, for instance, the correction is enabled. Further, if a burst error of one-to four-bit length occurs in another memory cell, there are

two errors in at least one code word. These two errors can be detected and one of them can be corrected.

Another modification besides the modifications of the second and the third embodiments of the method of data writing according to the present invention will be described hereinbelow.

For example, 56 bits of "0" are added to 64 pieces of original data to obtain 120-bit data. A 127-bit length hamming code is obtained on the basis of the 120-bit data. All the 127 bits are EX-ORed to obtain a 128-bit code. The additional 56-bit "0" are removed from the 128-bit code to obtain a 72-bit code word.

This coding method is capable of correcting one error and detecting two errors per bit of a code word and often used as the SEC/DED code (Single-Error-Correction/Double-Error-Detecting Code) for main memories.

A practical example that the error correction is enabled even if one error occurs in a single code word will be described hereinbelow. A table below lists Hamming codes in which three redundant bits are added to four data bits.

DIGITS: 1234567  
BIT WEIGHT: CC8C421

25	0=0000000
	1=1101001
	2=0101010
	3=1000011
	4=1001100
30	5=0100101
	6=1100110
	7=0001111
	8=1110000
	9=0011001
35	10=1011010
	11=0110011
	12=0111100

13=1010101  
 14=0010110  
 15=1111111

5	Digits:	1234567
	Read code:	0101100
	(4, 5, 6, 7) digit parity:	---- → 0
	(2, 3, 6, 7) digit parity:	-- -- → 1
	(1, 3, 5, 7) digit parity:	- - - - → 1
10	Error digit:	011 =3

TABLE 1

15 In these Hamming codes, 1, 2 and 4 digits are redundant bits, and these bits are decided in such a way that an even parity can be obtained in each digit set of (1, 3, 5, 7), (2, 3, 6, 7) and (4, 5, 6, 7). For instance, when a code "0111100" corresponding to a decimal number of [12] is written, in case an error occurs so that a code "0101100" is read, it is possible to obtain an error digit by a binary number (011 in this case) as shown in TABLE 1. Therefore, even if an error occurs, it is possible to correct the error securely.

25 Further, when the number of data bits is increased, since this code can be extended to that number, the number of redundant bits m necessary for the n number of data bits can be expressed as

$$2^m = n + m + 1 \quad (1)$$

30 In the above description, the case where the present invention is applied to a non-volatile memory device having floating gate type memory cells has been described. However, without being limited only to the floating gate type memory cell, the present invention can be of course applied to MNOS (Metal-Nitride-Oxide-Silicon) type semiconductor memory devices.

35 Further, the present invention can be applied to



EPROMs, PROMs, mask ROMs, etc. in addition to the EEPROMs. In the mask ROMs, a storage status can be obtained by changing the threshold level thereof on the basis of the control of impurity quantity put in the channel region of a field effect transistor by ion implantation.

Further, the four- and eight-level memory cells have been described by way of example hereinabove. However, the data writing according to the present invention is not of course limited to only these levels.

Further, as a method of obtaining error correction codes, although interleaving has been explained, as far as an error of a burst length corresponding to the data quantity stored in the memory cell can be corrected by means of the error correction code, another method can be of course adopted, such as cyclic codes or compact cyclic codes.

Next, embodiments of the method of data reading according to the present invention will be described hereinbelow with reference to the attached drawings.

Described in the first embodiment are the multilevel EEPROM shown in Fig. 1 and a method of data reading from the EEPROM.

In the read operation, first an external logical address signal is input to the converter 9 via input I/F 7. The converter 9 generates a physical address signal corresponding to an actual memory cell on the basis of the input logical address signal. In response to the physical address signal, the signal controller 6 decides a word line (control gate of Fig. 2) 19 and a bit line 15 (Fig. 2) both to be selected, and instructs the decided results to the decoder 2 and the multiplexer 4. According to the instructions, the decoder 2 selects the word line 19, and the multiplexer 4 selects the bit line 15.

The signal controller 6 decides the magnitude of the voltage to be applied to the control gate 19 of the selected memory cell, and instructs the decided voltage to the voltage controller 3. The voltage controller 3 applies

the decided voltage to the selected word line 19 via decoder 2. On the other hand, the multiplexer 4 applies a predetermined voltage to the selected bit line 15. Therefore, it is possible to determine whether a current flows through the selected bit line 15 according to the threshold voltage of the selected memory cell.

A status of the current with respect to the selected bit line 15 is transmitted from the multiplexer 4 to the sense amplifier 5. The sense amplifier 5 detects the presence or absence of the current flowing through the selected bit line 15, and transmits the detected result to the signal controller 6. On the basis of the detected result of the sense amplifier 5, the signal controller 6 decides a voltage to be next applied to the control gate 19 of the selected memory cell, and instructs the decided result to the voltage controller 3. Further, the signal controller 6 outputs the stored data of the selected memory cell obtained by repeating the above-mentioned procedure, via output I/F 8.

Fig. 8 shows the flowchart showing a procedure of the first embodiment of the reading method according to the present invention. A four-level EEPROM having a storage capacity of 8 Mbits will be explained by way of example. The four-level EEPROM has a logical address space of [00 0000 ] to [7F FFFF ] and a physical address space of [00 0000 ] to [3F FFFF ] in hexadecimal notation. Further, each memory cell stores 2-bit (=four levels) data (00, 01, 10, 11), so that the threshold voltages of (0V, 2V, 4V, 6V) are set to memory cells according to these data.

when the physical address of a memory cell is  $A_p$ , the data of the logical address  $A_p$  is stored in the high-order bit of the two bits of the memory cell, and the logical address ( $A_p + [40\ 0000]$ ) is stored in the low-order bit thereof.

In other words, in the data rewriting operation, when the logical address  $A_l$  of [00 0000 ] to [3F FFFF ] and the data (0 or 1) to be stored are designated, the high-order

bit of the memory cell existing at the physical address A1 is rewritten to the designated data.

On the other hand, in the data rewriting operation, when the logical address A1 of [40 0000 ] to [7F FFFF ] and the data (0 or 1) to be stored are designated, the low-order bit of the memory cell existing at the physical address (A1= [40 0000 ]) is rewritten to the designated data.

In Fig. 8, when an external read instruction is input in step S1 and further a logical address signal is input to the input I/F 7 in step S2, the signal controller 6 determines whether the input logical address signal indicates an address in the range of [00 0000 ] to [3F FFFF ] or not in step S3.

In step S3, when the logical address signal indicates an address in the range of [00 0000 ] to [3F FFFF ], since the logical address matches the physical address, it is decided that the data to be read is the high-order bit of the two bits in step S4. In this case, a reference voltage of 3V is applied to the control gate 19 of the selected memory cell, and further it is determined whether a current flows between the drain 12 and the source 13 through the selected bit line 15 and the sense amplifier 5 in step S5.

In step S5, when the current flows between the drain 12 and the source 13 of the selected memory cell; that is, when the selected memory cell is conductive, it is decided that the high-order bit of the 2-bit data stored in this memory cell is "0" since the threshold voltage of this selected memory cell is 0V or 2V. The decided data is output immediately via output I/F 8 in step S6.

On the other hand, in step S5, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, it is decided that the high-order bit of the 2-bit data stored in this memory cell is "1". Because the threshold voltage of this selected memory cell is 4V or 6V. The decided data is output immediately via output I/F 8 in step S7.

Further, in step S3, when the logical address signal input to the input I/F 7 indicates an address in the range of [40 0000 ] to [7F FFFF ], the logical address does not match the physical address; that is, the physical address is (logical address - [40 0000 ]). It is decided that the data to be read is the low-order bit of the two bits in step S8. In this case, a reference voltage of 3V is applied to the control gate 19 of the selected memory cell, and further it is determined whether a current flows between the drain 12 and the source 13 through the selected bit line 15 and the sense amplifier 5 in step S9.

In step S9, when the current flows between the drain 12 and the source 13 of the selected memory cell, the signal control circuit 6 instructs the voltage control circuit 3 to apply a reference voltage of 1V to the control gate 19 of the selected memory cell in step S10. Because, the threshold voltage of this selected memory cell is 0V or 2V.

Further, in step S10, when a current flows between the drain 12 and the source 13 of the selected memory cell, it is decided that the low-order bit of the 2-bit data of this memory cell is "0". Because the threshold voltage of this memory cell is 0V. The decided data is output immediately via output I/F 8 in step S11.

On the other hand, in step S10, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, it is decided that the low-order bit of the 2-bit data of this memory cell is "1". Because the threshold voltage of this selected memory cell is 2V. The decided data is output immediately via output I/F 8 in step S12.

Further, in step S9, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, the signal controller 6 instructs the voltage controller 3 to apply a reference voltage of 5V to the control gate 19 of the selected memory cell in step S13. Because the threshold voltage of this selected memory cell

is 4V or 6V.

Further, in step S13, when a current flows between the drain 12 and the source 13 of the selected memory cell, it is decided that the low-order bit of the 2-bit data of this memory cell is "0". Because the threshold voltage of this memory cell is 4V. The decided data is output immediately via output I/F 8 in step S12.

On the other hand, in step S13, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, it is decided that the low-order bit of the 2-bit data of this memory cell is "1". Because the threshold voltage of this memory cell is 6V. The decided data is output immediately via output I/F 8 in step S13.

With respect to the reading method described above, a method of determining whether a current flows between the drain 12 and the source 13 of a selected memory cell by applying a reference voltage of 1V, 3V or 5V to the control gate 19 of the selected memory cell will be explained with reference to Figs. 1 and 9.

For instance, in step S4 in Fig. 8, when the signal controller 6 receives a physical address from the converter 9 and decides that the data to be read is the high-order bit of the 2-bit data, the signal controller 6 further decides that the voltage to be applied to the control gate 19 of a selected memory cell is 3V and instructs the decided voltage to the voltage controller 3.

In Fig. 9, the voltage controller 3 includes a 1V-reference voltage generator 3a, a 3V-reference voltage generator 3b and a 5V-reference voltage generator 3c.

In this example, the reference voltage generator 3b generates and applies 3V as a reference voltage to a switching circuit 55. The signal controller 6 decides a word line to be selected in response to an input physical address and instructs the decided result to the decoder 2. According to the instruction, the decoder 2 outputs a decoding signal to the switching circuit 55.

On receiving the 3V-reference voltage and the decoding

signal, the switching circuit 55 applies the 3V-reference voltage to the selected word line.

The sense amplifier 5 determines whether a current flows between the drain 12 and the source 13 of a selected memory cell 1a of the cell array 1. More in detail, the sense amplifier 5 compares an output voltage of the memory cell 1a and a predetermined reference voltage from a reference voltage generator 56. The comparison result is instructed to the signal controller 6.

According to the instruction, the signal controller 6 decides a voltage of 1V or 5V that is applied next to the memory cell 1a. The signal controller 6 then outputs data stored in the memory cell 1a via output I/F 8.

As described above, in this first embodiment, the logical addresses [00 0000 ] to [7F FFFF ] are divided hieratically into an address space  $A_1$  (logical addresses: [00 0000 ] to [3F FFFF ] of relatively high access speed and an address space  $A_2$  (logical addresses: [40 0000 ] to [7F FFFF ] of relatively low access speed. And, a partial space (logical addresses: [00 0000 ] to [3F FFFF ]) one-to-one corresponding to the address space formed by the physical addresses ([00 0000 ] to [3F FFFF ]) within the logical addresses [00 0000 ] to [7F FFFF ] is determined as the address space  $A_1$  of relatively high access speed. Further, data in the address space  $A_1$  is stored in the specific component (here, the high-order bit) of the storage status of each memory cell.

When the input logical address is included in the above-mentioned partial space (the logical addresses [00 0000 ] to [3F FFFF ]), this logical address designates the high-order bit data. It is thus possible to immediately detects this high-order bit data by a single decision process by use of the reference voltage of 3V. The detected high-order bit data is then output. In this case, it is possible to increase the access speed twice, as compared with the case where the respective threshold

voltages are checked by use of all the reference voltages.

Therefore, the data having the highest access frequency can be stored in the high-order bits and the data having a relatively low access frequency can be stored in the low-order bits. A programmer can operate the EEPROM as if a single high speed memory device were provided according to the invention. It is thus possible to read data from the multilevel EEPROM in an extremely high efficiency.

Further, as the data and programs suitably stored in the multilevel EEPROM, there are BIOS (Basic Input/output System) of an arithmetic unit (as an example of the high access frequency) and a document file (as an example of a relatively low access frequency). In this case, the former is stored in the high-order bits of the high access speed, and the later is stored in the low-order bits of the low access speed.

The second embodiment of the method of data reading according to the present invention will be described hereinbelow.

In the second embodiment, a multilevel EEPROM is used in the same way as with the case of the first embodiment of the method of data reading according to the present invention. The essential configuration of the multilevel EEPROM is the same as with the case of the first embodiment, except that an eight-level EEPROM having a storage capacity of 12 Mbits is used in the second embodiment. The configuration of the eight-level EEPROM is basically the same as with the case of the first embodiment, so that any detailed description thereof is omitted herein.

Fig. 10 shows the flowchart showing a procedure of the second embodiment of the reading method according to the present invention. In the second embodiment, an eight-level EEPROM having a storage capacity of 12 Mbits will be explained by way of example. The eight-level EEPROM has a logical address space of [00 0000 ] to [BF FFFF ] and a physical address space of [00 0000 ] to [3F FFFF ] in hexadecimal notation. Further, each memory cell stores 3

bit (=eight levels) data (000, 001, 010, 011, 100, 101, 110, 111), so that the threshold voltages of (0V, 1V, 2V, 3V, 4V, 5V, 6V, 7V) are set to memory cells according to these data.

5       Further, when the physical address of a memory cell is  $A_p$ , the data of the logical address  $A_p$  is stored in the highest-order bit of the respective components of the three bits; the logical address ( $A_p + [40\ 000]$ ) is stored in the medium bit; and the logical address ( $A_p + [80\ 0000]$ ) is  
10       stored in the lowest-order bit thereof.

      In other words, in the data rewriting operation, when the logical address  $A_1$  in the range of  $[00\ 0000]$  to  $[3F\ FFFF]$  and the data (0 or 1) to be stored are designated, the highest-order bit of the memory cell existing at the  
15       physical address  $A_1$  is rewritten to the designated data.

      On the other hand, in the data rewriting operation, when the logical address  $A_1$  in the range of  $[40\ 0000]$  to  $[7F\ FFFF]$  and the data (0 or 1) to be stored are designated, the medium-order bit of the memory cell existing at the  
20       physical address ( $A_1 - [40\ 0000]$ ) is rewritten to the designated data.

      Further, in the data rewriting operation, when the logical address  $A_1$  in the range of  $[80\ 0000]$  to  $[BF\ FFFF]$  and the data (0 or 1) to be stored are designated, the  
25       lowest-order bit of the memory cell existing at the physical address ( $A_1 - [80\ 0000]$ ) is rewritten to the designated data.

      In Fig. 10, when an external read instruction is input in step S21 and further a logical address signal is input  
30       to the input I/F 7 in step S22, the signal controller 6 determines whether the input logical address signal indicates an address in the range of  $[00\ 0000]$  to  $[3F\ FFFF]$  or not in step S23.

      In step S23, when the logical address signal indicates  
35       an address in the range of  $[00\ 0000]$  to  $[3F\ FFFF]$ , since the logical address matches the physical address, it is decided that the data to be read is the highest-order bit



of the three bits in step S24. In this case, a reference voltage of 3.5V is applied to the control gate 19 of the selected memory cell. And, further it is determined whether a current flows between the drain 12 and the source 13 through the selected bit line 15 and the sense amplifier 5 in step S25.

In step S25, when the current flows between the drain 12 and the source 13 of the selected memory cell; that is, when the selected memory cell is conductive, the threshold voltage of this selected memory cell is any one of 0V, 1V, 2V and 3V and further the three bit data designated by these threshold voltages are "000", "001", "010" and "011". It is thus decided that the highest-order bit of the three bits of the storage status of this memory cell is "0". The decided data is output immediately via output I/F 8 in step S26.

On the other hand, in step S25, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of this selected memory cell is any one of 4V, 5V, 6V and 7V and further the three bit data designated by these threshold voltages are "100", "101", "110" and "111". It is thus decided that the highest-order bit of the three bits of the storage status of this memory cell is "1". The decided data is output immediately via output I/F 8 in step S27.

Further, in step S23, when the logical address signal input to the input I/F 7 does not indicate an address in the range of [00 0000 ] to [3F FFFF ], it is determined whether the further input logical address signal indicates an address in the range of [40 0000 ] to [7F FFFF ] or not in step S28.

Here, in step S28, when the logical address signal input to the input I/F 7 indicates an address in the range of [40 0000 ] to [7F FFFF ], the logical address does not match the physical address; that is, the physical address is (logical address - [40 0000 ].) It is thus decided that the data to be read is the medium-order bit of the three

bits in step S29. In this case, a reference voltage of 3.5V is applied to the control gate 19 of the selected memory cell. And, further it is determined whether a current flows between the drain 12 and the source 13 through the selected bit line 15 and the sense amplifier 5 in step S30.

In step S30, when a current flows between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is any one of 0V, 1V, 2V and 3V. Here, the three bit data designated by the threshold voltages of 0V and 1V are "000" and "001"; that is, the medium-order bit is "0" in both. Further, the three bit data designated by the threshold voltages of 2V and 3V are "010" and "011"; that is, the medium-order bit is "1" in both. Therefore, in order to decide the medium-order bit, the signal controller 6 instructs the voltage controller 3 to apply a reference voltage of 1.5V to the control gate 19 of the selected memory cell in step S31.

Further, in step S31, when a current flows between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 0V or 1V. It is thus decided that the medium-order bit of the three bits of the storage status of this memory cell is "0". The decided data is output immediately through the output I/F 8 in step S32.

On the other hand, in step S31, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 2V or 3V. It is thus decided that the medium-order bit of the three bits of the storage status of this memory cell is "1". The decided data is output immediately via output I/F 8 in step S33.

Further, in step S30, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is any one of 4V, 5V, 6V and 7V. Here, the three-bit data designated by the threshold voltages of 4V and 5V are "100"

and "101"; that is, the medium-order bit is "0" in both. Further, the three-bit data designated by the threshold voltages of 6V and 7V are "010" and "011"; that is, the medium-order bit is "1" in both. Therefore, in order to

5 decide the medium-order bit, the signal controller 6 instructs the voltage controller 3 to apply a reference voltage of 5.5V to the control gate 19 of the selected memory cell in step S34.

Further, in step S34, when a current flows between the

10 drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 4V or 5V. It is thus decided that the medium-order bit of the three bits of the storage status of this memory cell is "0". The decided data is output immediately via output I/F 8 in step

15 S32.

On the other hand, in step S34, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 6V or 7V. It is thus decided that the medium-order

20 bit of the three bits of the storage status of this memory cell is "1". The decided data is output immediately via output I/F 8 in step S33.

Further, in step S28, when the logical address signal input to the input I/F 7 does not indicate an address in the range of [40 0000 ] to [7F FFFF ], the logical address signal indicates an address in the range of [80 0000 ] to [BF FFFF ]; that is, the physical address = (logical address - [80 0000 ].) It is thus decided that the data to be read is the lowest-order bit of the three bits in

25 step S35. In this case, a reference voltage of 3.5V is applied to the control gate 19 of the selected memory cell. And, it is detected whether a current flows between the drain 12 and the source 13 through the selected bit line

30 15 and the sense amplifier 5 in step S36.

35 In step S36, when a current flows between the drain 12 and the source 13, the threshold voltage of the memory cell is any one of 0V, 1V, 2V and 3V. The three bit data desig-

nated by the threshold voltages of these threshold voltages are thus "000", "001", "010" and "011". Therefore, it is impossible to specify the lowest-order bit at this stage. In order to specify the lowest-order bit, the signal controller 6 instructs the voltage controller 3 to apply a reference voltage of 1.5V to the control gate 19 of the selected memory cell in step S37.

In step S37, when a current flows between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 0V or 1V. It is thus decided that the three-bit data specified by these threshold voltages are "000" or "001". Therefore, in order to specify the lowest-order bit, the signal controller 6 instructs the voltage controller 3 to apply a reference voltage of 0.5V to the control gate 19 of the selected memory cell in step S38.

Further, in step S38, when a current flows between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 0V. It is thus decided that the lowest-order bit of the three bits of the storage status of this memory cell is "0". The decided data is output immediately via output I/F 8 in step S39.

On the other hand, in step S38, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 1V. It is thus decided that the lowest-order bit of the three bits of the storage status of this memory cell is "1". The decided data is output immediately via output I/F 8 in step S40.

Further, in step S37, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 2V or 3V. The three-bit data designated by the threshold voltages of these threshold voltages are thus "010" or "011". Therefore, in order to specify the lowest-order bit, the signal controller 6 instructs the voltage controller 3 to apply a reference voltage of 2.5V to the control

gate 19 of the selected memory cell in step S41.

In step S41, when a current flows between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 2V. It is thus decided  
 5 that the lowest-order bit of the three bits of the storage status of this memory cell is "0". The decided data is output immediately via output I/F 8 in step S39.

On the other hand, in step S41, when the current does not flow between the drain 12 and the source 13 of the  
 10 selected memory cell, the threshold voltage of the memory cell is 3V. It is thus decided that the lowest-order bit of the components of the storage status of this memory cell is "1". The decided data is output immediately via output I/F 8 in step S40.

Further, in step S36, when the current does not flow between the drain 12 and the source 13, the threshold voltage of the memory cell is any one of 4V, 5V, 6V and 7V. The three-bit data designated by the threshold voltages of these threshold voltages are thus "100", "101", "110" and  
 15 "111". Therefore, it is impossible to specify the lowest-order bit at this stage. Therefore, in order to specify the lowest-order bit, the signal controller 6 instructs the voltage controller 3 to apply a reference voltage of 5.5V to the control gate 19 of the selected memory cell in step  
 20 S42.

In step S42, when a current flows between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 4V or 5V. The three-bit data designated by these threshold voltages are thus "100"  
 25 or "101". Therefore, in order to specify the lowest-order bit, the signal controller 6 instructs the voltage controller 3 to apply a reference voltage of 4.5V to the control gate 19 of the selected memory cell in step S43.

Further, in step S43, when a current flows between the  
 35 drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 4V. It is thus decided that the lowest-order bit of the three bits of the

storage status of this memory cell is "0". The decided data is output immediately via output I/F 8 in step S39.

Further, in step S43, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 5V. It is thus decided that the lowest-order bit of the three bits of the storage status of this memory cell is "1". The decided data is output immediately via output I/F 8 in step S40.

Further, in step S42, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 6V or 7V. The three-bit data designated by the threshold voltages of these threshold voltages are thus "110" or "111". Therefore, in order to specify the lowest-order bit, the signal controller 6 instructs the voltage controller 3 to apply a reference voltage of 6.5V to the control gate 19 of the selected memory cell in step S44.

In step S44, when a current flows between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 6V. It is thus decided that the lowest-order bit of the three bits of the storage status of this memory cell is "0". The decided data is output immediately through the output I/F 8 in step S39.

On the other hand, in step S44, when the current does not flow between the drain 12 and the source 13 of the selected memory cell, the threshold voltage of the memory cell is 7V. It is thus decided that the lowest-order bit of the three bits of the storage status of this memory cell is "1". The decided data is output immediately via output I/F 8 in step S40.

As described above, in the second embodiment, the logical addresses in the range of [00 0000 ] to [BF FFFF ] are divided hieratically into an address space of relatively high access speed and an address space of relatively low access speed. Here, the address space of relatively high access speed is determined as an address space  $A_1$

(logical addresses: [00 0000 ] to [3F FFFF ]). Further, the address space of relatively low access speed is further divided hieratically into two address spaces. That is, the address space of the medium access speed next to the address space  $A_1$  is determined as an address space  $A_2$  (logical addresses: [40 0000 ] to [BF FFFF ]), and the address space of the lowest access speed next to the address space  $A_2$  is determined as an address space  $A_3$  (logical addresses: [40 0000 ] to [BF FFFF ]), both hierarchically.

Further, a partial space (logical addresses: [00 0000 ] to [3F FFFF ]) one-to-one corresponding to the address space formed by the physical addresses ([00 0000 ] to [3F FFFF ]) within the logical addresses in the range of [00 0000 ] to [7F FFFF ] is determined as the address space  $A_1$  of relatively high access speed. Further, data in the address space  $A_1$  is stored in the specific bit of the storage status of the memory cell, that is, the highest-order bit. Further, data in the address space  $A_2$  of the access speed next to that of the address space  $A_1$  is stored in the medium-order bit. Further, data in the address space  $A_3$  of the access speed next to that of the address space  $A_2$  is stored in the lowest-order bit.

When the input logical address is included in the above-mentioned partial space (i.e., logical addresses [00 0000 ] to [3F FFFF ]), this logical address designates data of the highest-order bit. It is thus possible to immediately decide this highest-order bit data by a single decision by use of the reference voltage of 3.5V. The decided highest-order bit data is then output. Further, when the input logical address is not included in the above-mentioned partial space (i.e., logical addresses [00 0000 ] to [3F FFFF ]) but included in the address space (i.e., logical addresses [40 0000 ] to [7F FFFF ]) adjacent to the partial space, this logical address designates data of the medium-order bit. It is thus possible to immediate-

ly decide this medium-order bit data by two decisions by use of the reference voltages of 3.5V and 1.5 or 5.5V. The decided medium order-bit data is then output.

Therefore, when the data of the highest-order bit is read, it is possible to increase the access speed three times hither than that of when the respective threshold voltages are checked by use of all the reference voltages. Further, when the data of the medium-order bit is read, it is possible to increase the access speed about 1.5 times higher than that of when the respective threshold voltages are checked by use of all the decision voltages. Therefore, the data having the highest access frequency can be stored in the highest-order bits, the data having the medium access frequency in the medium-order bits, and the data having a relatively low access frequency in the lowest-order bits. A programmer thus can operate the EEPROM as if a single- or double-stage high speed memory devices were provided. It is thus possible to read data from the multilevel EEPROM in an extremely high efficiency.

The multilevel semiconductor memory device has been explained by taking the case of the EEPROM of floating gate type memory cells. However, without being limited only thereto, it is possible to apply the multilevel semiconductor memory device according to the present invention to MNOS type memory cells.

Further, without being limited to only EEPROM, the data reading method according to the present invention can be applied to the case when the multilevel data stored in EPROM or PROM are read. Further, the data reading method according to the present invention can be applied to a mask ROM whose storage status can be obtained by changing the threshold values thereof on the basis of control of the concentration of impurities put in the channel regions of field effect transistors by ion implantation.

The data reading according to the present invention can further be applied to DRAMs (Dynamic Random Access memory). It can be understood that refreshing must be done after



data reading in case of DRAMs.

Further, in the first and second embodiments, two or three bits are stored in a single memory cell. However, the present invention can be applied to the case where four  
 5 or more levels (i.e., two or more bits) are stored in a single memory cell. In particular, the effect of the present invention can be increased with increasing capacity of the memory cell.

As described above, the data reading methods in the  
 10 first and second embodiments are, after an address of a memory cell is decided, to determine whether a current flows between a drain and a source of the memory cell by applying a judging voltage to a control gate of the memory cell having a specific threshold voltage to judge data  
 15 stored in the memory cell.

Not only this, data stored in a memory cell can be judged by comparing an output voltage of the memory cell with a predetermined judging voltage. This method will be explained with reference to Fig. 11.

20 A judging circuit shown in Fig. 11 is provided between the cell array 1 and the multiplexer 4 shown in Fig. 1. In Fig. 11, a threshold voltage  $V_{th1}$  is applied to the inverting input terminal of a sense amplifier 43 via first output buffer. The first output buffer includes an  
 25 inverter 40 and transistors 41 and 42. The threshold voltage  $V_{th1}$  corresponds to a low-order bit D0 set in a memory cell 1a of the memory cell array 1. Applied to the non-inverting input terminal of the sense amplifier 43 via second output buffer is a judging voltage  $V_{47}$  set in a  
 30 transistor 47. The second output buffer includes an inverter 46 and transistors 44 and 45.

When the threshold voltage  $V_{th1}$  is smaller than the judging voltage  $V_{47}$ , the output of the sense amplifier 43 becomes HIGH. Thus, the low-order bit D0 is judged to be  
 35 "1".

Since the output of the sense amplifier 43 is HIGH, a transistor 52 turns on, while a transistor 54 turns off due

to the existence of an inverter 53 provided between both transistors.

A judging voltage V52 set in the transistor 52 is thus applied to the non-inverting input terminal of a sense amplifier 48 via third output buffer. The third output buffer includes an inverter 51 and transistors 49 and 50.

Further, a threshold voltage Vth2 corresponding to a high-order bit D1 set in the memory cell 1a is applied to the inverting input terminal of the sense amplifier 48 via first output buffer.

When the threshold voltage Vth2 is smaller than the judging voltage V52, the high-order bit D1 is judged to be "1" because the output of the sense amplifier 48 becomes HIGH. On the other hand, when Vth2 is greater than V52, the high-order bit D1 is judged to be "0" because the output of the sense amplifier 48 becomes LOW.

Next, when the threshold voltage Vth1 is greater than the judging voltage V47, the low-order bit D0 is judged to be "0" because the output of the sense amplifier 43 becomes LOW.

Since the output of the sense amplifier 43 is LOW, the transistor 52 turns off, while the transistor 54 turns on due to the existence of the inverter 53. A judging voltage V54 set in the transistor 54 is applied to the non-inverting input terminal of the sense amplifier 48 via third output buffer. Applied to the inverting input terminal of the sense amplifier 48 is the threshold voltage Vth2 via first output buffer.

When the threshold voltage Vth2 is smaller than the judging voltage V54, the high-order bit D1 is judged to be "1" because the output of the sense amplifier 48 becomes HIGH. On the other hand, when Vth2 is greater than V54, the high-order bit D1 is judged to be "0" because the output of the sense amplifier becomes LOW.

As described above, 2-bit (4-level) data (00, 01, 10, 11) is judged. The judging circuit shown in Fig. 11 can be applied to a four-level (or more) memory cell by

increasing the number of sense amplifiers and judging voltage applying circuits according to the number of data bits.

Further, the scope of the present invention includes the following case: the program codes of software for achieving the functions as disclosed by the preferred embodiments according to the present invention are supplied to a system or a computer connected to various devices activated so as to achieve those functions. Further, the above-mentioned devices are activated in accordance with a program stored in the system or the computer (CPU or MPU).

Further, in this case, the program codes themselves of the software can achieve the functions of the preferred embodiments according to the present invention. The program codes themselves and means for supplying the program codes to the computer, such as a storage medium 31 shown in Fig. 1 for storing the program codes are included in the scope of the present invention.

That is, the program codes stored in the storage medium 31 are read by a recording and reproducing apparatus 30 shown in Fig. 1 connected to the signal controller 6 via input I/F 8, so that the computer constituting the signal controller 6 can be activated. Further, as the storage medium 31 for recording these programs and codes, there are a floppy disk, a hard disk, an optical disk, a magneto-optic disk, CD-ROM, a magnetic tape, a non-volatile memory card, a ROM, etc.

As described above, according to the present invention, even if multilevel data stored in a single memory cell is lost, it is possible to execute the error correction effectively.

Further, according to the present invention, since data of higher access frequency can be read at high speed according to the input logical addresses, it is possible to shorten the access time markedly in data read operation.

## WHAT IS CLAIMED IS:

1. A semiconductor device comprising:
  - a plurality of multilevel memory cells, each cell storing at least three levels of data each;
  - arranging means for accepting at least a first data composed of a plurality of first data bits and a second data composed of a plurality of second data bits, the first and the second data being coded by a coding method, and for arranging the first and the second data bits in order that at least a bit of an N-order of the first data bits and a bit of the N-order of the second data bits are stored in one of the cells, the N being an integral number;
  - generating means for generating at least a voltage corresponding to the N-order bits; and
  - applying means for applying the voltage to the one of the cells in response to an address information corresponding to the one of the cells.
2. The semiconductor device according to claim 1, wherein the arranging means controls the number of the data bits to be stored in the one of the cells in accordance with error-correcting capability of the coding method.
3. The semiconductor device according to claim 1, wherein the arranging means puts an m number of the data bits having a length n in positions of m x n arrangement to store the m number of the data bits in each cell, m and n being an integral number.
4. The semiconductor device according to claim 1, wherein the multilevel memory cells are non-volatile semiconductor memories.
5. A method of writing data of bits in a semiconductor device having a plurality of multilevel memory cells, each cell storing at least three levels of data each, comprising

the steps of:

entering at least a first data composed of a plurality of first data bits and a second data composed of a plurality of second data bits, the first and the second data being coded by a coding method;

arranging the first and the second data bits such that at least a bit of an N-order of the first data bits and a bit of the N-order of the second data bits are stored in one of the cells, the N being an integral number;

generating at least a voltage corresponding to the N-order bits; and

applying the voltage to the one of the cells in response to an address information corresponding to the one of the cells.

6. A computer readable medium storing program code for causing a computer to write data of bits in a semiconductor device having a plurality of multilevel memory cells, each cell storing at least three levels of data each, comprising:

first program code means for entering at least a first data composed of a plurality of first data bits and a second data composed of a plurality of second data bits, the first and the second data being coded by a coding method; and

second program code means for arranging the first and the second data bits such that at least a bit of an N-order of the first data bits and a bit of the N-order of the second data bits are stored in one of the cells, the N being an integral number.

7. The computer readable medium according to claim 6 further comprising:

third program code means for generating at least a voltage corresponding to the N-order bits; and

fourth program code means for applying the voltage to the one of the cells in response to an address information

corresponding to the one of the cells.

8. A semiconductor device comprising:

converting means for converting a logical address into a physical address;

a plurality of multilevel memory cells arranged so as to correspond to a physical address space including the physical address, each cell storing  $2^n$  levels of data each expressed by  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1, X_2, \dots, X_n$ );

judging means for judging whether a logical address space including the logical address matches the physical address space;

specifying means for specifying the most significant bit  $X_1$ , by one-time specifying operation, by means of a reference value when the logical address space matches the physical address space; and

outputting means for outputting the specified bit from one of the cells corresponding to the physical address.

9. The semiconductor device according to claim 8 wherein each cell includes at least one transistor and the specifying means comprises:

first means for generating a voltage corresponding to the reference value;

second means responsive to the physical address for generating an address signal;

third means responsive to the address signal for applying the voltage to one of the cells corresponding to the physical address;

fourth means for determining whether a current flows between a source and a drain of the transistor; and

fifth means for specifying the most significant bit  $X_1$  in accordance with a result of the determination.

10. The semiconductor device according to claim 8 wherein the specifying means comprises:

a comparator having a first input terminal connected

to an output of each cell, a voltage corresponding to the most significant bit X1 being applied to the first input terminal; and

a voltage applying circuit, connected to a second input terminal of the comparator, for applying the voltage corresponding to the reference value to the second input terminal, the most significant bit X1 being specified in accordance with a result of comparison by the comparator.

11. The semiconductor device according to claim 8 wherein the specifying means specifies the bits (X1, X2, ..., Xn), by n-time specifying operation maximum, by means of maximum n number of different reference values when judged that the logical address space does not match the physical address space.

12. The semiconductor device according to claim 11 wherein each cell includes at least one transistor and the specifying means comprises:

first means for generating n number of voltages corresponding to the n number of reference values;

second means responsive to the physical address for generating an address signal;

third means responsive to the physical address for applying the voltages to one of the cells corresponding to the address signal;

fourth means for applying maximum the n number of voltages to a gate of the transistor at a specific voltage applying order until a current flows between a source and a drain of the transistor; and

means for specifying the bits (X1, X2, ..., Xn) by detecting the current.

13. The semiconductor device according to claim 11 wherein the specifying means comprises:

a comparator having a first input terminal connected to an output of each cell, voltages corresponding to the

bits ( $X_1, X_2, \dots, X_n$ ) being applied to the first input terminal; and

a voltage applying circuit, connected to a second input terminal of the comparator, for applying voltages corresponding to maximum the  $\underline{n}$  number of reference values to the second input terminal, the bits ( $X_1, X_2, \dots, X_n$ ) being specified in accordance with a result of comparison by the comparator.

14. A method of reading  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1, X_2, \dots, X_n$ ) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell storing  $2^n$  levels of data each expressed by the bits ( $X_1, X_2, \dots, X_n$ ), comprising the steps of:

converting a logical address into a physical address included in the physical address space;

judging whether a logical address space including the logical address matches the physical address space;

specifying the most significant bit  $X_1$ , by one-time specifying operation, by means of a reference value when judged that the logical address space matches the physical address space; and

outputting the specified bit from one of the cells corresponding to the physical address.

15. The method according to claim 14 further comprises the step of specifying the bits ( $X_1, X_2, \dots, X_n$ ), by  $\underline{n}$ -time specifying operation maximum, by means of maximum  $\underline{n}$  number of different reference values when judged that the logical address space does not match the physical address space.

16. A method of reading  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1, X_2, \dots, X_n$ ) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell having at least one transistor, each cell storing  $2^n$  levels of data each expressed by the bits ( $X_1, X_2, \dots$ ,



and  $X_n$ ), comprising the steps of:

converting a logical address into a physical address included in the physical address space;

judging whether a logical address space including the logical address matches the physical address space;

specifying the most significant bit  $X_1$  by applying a predetermined reference voltage to a gate of the transistor to determine whether a current flows between a source and a drain of the transistor when the logical address space matches the physical address space; and

outputting the specified bit from one of the cells corresponding to the physical address.

17. The method according to claim 16 further comprises the step of specifying the bits ( $X_1, X_2, \dots, X_n$ ) by applying maximum  $n$  number of different reference voltages to the gate of the transistor at a specific voltage applying order until a current flows between the source and the drain when judged that the logical address space does not match the physical address space.

18. A method of reading  $n$  ( $n \geq 2$ ) number of bits ( $X_1, X_2, \dots, X_n$ ) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell having at least one transistor, each cell storing  $2^n$  levels of data each expressed by the bits ( $X_1, X_2, \dots$ , and  $X_n$ ), comprising the steps of:

converting a logical address into a physical address included in the physical address space;

judging whether a logical address space including the logical address matches the physical address space;

specifying the most significant bit  $X_1$  by comparing an output voltage of the transistor corresponding to the most significant bit with a reference voltage when the logical address space matches the physical address space; and

outputting the specified bit from one of the cells

corresponding to the physical address.

19. The method according to claim 18 further comprises the step of specifying the bits ( $X_1, X_2, \dots, X_n$ ) by comparing output voltages of the transistor corresponding to the bits ( $X_1, X_2, \dots, X_n$ ) with reference voltages corresponding to the bits ( $X_2, \dots, X_n$ ).

20. A computer readable medium storing program code for causing a computer to read  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1, X_2, \dots, X_n$ ) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell storing  $2^n$  levels of data each expressed by the bits ( $X_1, X_2, \dots, X_n$ ), comprising:

first program code means for converting a logical address into a physical address included in the physical address space;

second program code means for judging whether a logical address space including the logical address matches the physical address space;

third program code means for specifying the most significant bit  $X_1$ , by one-time specifying operation, by means of a reference value when judged that the logical address space matches the physical address space; and

fourth program code means for outputting the specified bit from one of the cells corresponding to the physical address.

21. The computer readable medium according to claim 20 further comprising program code means for specifying the bits ( $X_1, X_2, \dots, X_n$ ), by  $\underline{n}$ -time specifying operation maximum, by means of maximum  $\underline{n}$  number of different reference values when judged that the logical address space does not match the physical address space.

22. A computer readable medium storing program code for

causing a computer to read  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1$ ,  $X_2$ , ...,  $X_n$ ) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell having at least one transistor, each cell storing  $2^n$  levels of data each expressed by the bits ( $X_1$ ,  $X_2$ , ...,  $X_n$ ), comprising:

first program code means for converting a logical address into a physical address included in the physical address space;

second program code means for judging whether a logical address space including the logical address matches the physical address space;

third program code means for specifying the most significant bit  $X_1$  by applying a reference voltage to a gate of the transistor when the logical address space matches the physical address space to determine whether a current flows between a source and a drain of the transistor; and

fourth program code means for outputting the specified bit from one of the cells corresponding to the physical address.

23. The computer readable medium according to claim 22 further comprising the program code means for specifying the bits ( $X_1$ ,  $X_2$ , ...,  $X_n$ ) by applying maximum  $\underline{n}$  number of different reference voltages to the gate of the transistor at a specific voltage applying order until a current flows between the source and the drain when judged that the logical address space does not match the physical address space.

24. A computer readable medium storing program code for causing a computer to read  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1$ ,  $X_2$ , ...,  $X_n$ ) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell having at least one transistor, each cell storing

$2^n$  levels of data each expressed by the bits (X1, X2, ..., Xn), comprising:

first program code means for converting a logical address into a physical address included in the physical address space;

second program code means for judging whether a logical address space including the logical address matches the physical address space;

third program code means for specifying the most significant bit X1 by comparing an output voltage of the transistor corresponding to the most significant bit with a reference voltage when the logical address space matches the physical address space; and

fourth program code means for outputting the specified bit from one of the cells corresponding to the physical address.

25. The computer readable medium according to claim 24 further comprising the program code means for specifying the bits (X1, X2, ..., Xn) by comparing voltages corresponding to the bits (X1, X2, ..., Xn) with reference voltages corresponding to the bits (X1, X2, ..., Xn) when judged that the logical address space does not match the physical address space.

26. A semiconductor device having a plurality of multilevel memory cells, each cell storing one of at least three levels of data each, the semiconductor device comprising a bit disperser for dispersing bits over the plurality of multilevel memory cells to store the bits therein, the bits constituting at least one code data coded by a coding method to be stored in the cells.

27. The semiconductor device according to claim 26, wherein the bit disperser controls the number of bits to be stored in at least one of the cells in accordance with

capability of code error correction of the coding method.

28. The semiconductor device according to claim 26, wherein the bit disperser puts the bits of M number of code data, each code data having a code length N, into positions of arrangement in M lines x N rows and stores the M number of bits in each cell, the M and N being an integral number.

29. The semiconductor device according to claim 26, wherein the multilevel memory cells are non-volatile semiconductor memories.

30. A computer readable medium storing program code for causing a computer to store data in a semiconductor device having a plurality of multilevel memory cells, each cell storing one of at least three levels of data each, comprising a program code means for dispersing bits over the plurality of multilevel memory cells to store the bits therein, the bits constituting at least one code data coded by a coding method to be stored in the cells.

31. A method of writing at least one code data coded by a coding method in a semiconductor device having a plurality of multilevel memory cells, each cell storing one of at least three levels of data each, the method comprising the step of dispersing bits constituting the code data over the plurality of multilevel memory cells.

32. A computer readable medium storing program code for causing a computer to write at least one code data coded by a coding method in a semiconductor device having a plurality of multilevel memory cells, each cell storing one of at least three levels of data each, comprising the program code for dispersing bits constituting the code data over the plurality of multilevel memory cells.

33. A semiconductor device comprising:

inputting means for inputting a logical address;

converting means for converting the logical address into a physical address;

a plurality of multilevel memory cells arranged so as to correspond to physical addresses, each cell storing at least three levels of data each, the data being expressed by data components of two-dimension or more;

controlling means for selecting one of the cells corresponding to the physical address and designating one of the data components in accordance with the logical address; and

outputting means for outputting the designated data component, wherein the semiconductor device has a judging value for specifying, by one-time specifying operation, at least one of the data components, and when the logical address is included in an address space A1 that corresponds to an address space including the physical address, the controlling means specifies the designated data component by means of the judging value, thus the specified data being output by the outputting means.

34. The semiconductor device according to claim 33, wherein each cell stores  $2^n$  levels of data each expressed by data components ( $X_1, X_2, \dots, X_n$ ) of  $n$  - th dimension ( $n \geq 2$ ), the semiconductor device having a first judging value for specifying, by one-time specifying operation, at least the data component  $X_1$  having data of the logical address included in the address space A1, when the logical address included in the address space A1 is input by the inputting means, the data component  $X_1$  specified by the controlling means by means of the first judging value is output by the outputting means among the data components stored in the cell corresponding to the logical address included in the address space A1.

35. The semiconductor device according to claim 34, having

judging values for specifying the data components ( $X_2, \dots, X_n$ ) of a logical address included in address spaces ( $A_2, \dots, A_n$ ) close to the address space  $A_1$ , wherein the data components ( $X_2, \dots, X_n$ ) have the data stored sequentially in the order of closeness to the address space  $A_1$ , the controlling means specifies a data component  $X_k$  ( $k = 1, 2, \dots, n$ ), by  $k$ -time specifying operation, by means of the judging values in accordance with an address space including the logical address input by the inputting means, thus the data component  $X_k$  being output by the outputting means.

36. The semiconductor device according to claim 33, wherein each cell is provided with a control gate and a charge accumulating layer having a floating gate.

37. A method of reading data stored in a semiconductor device having at least one multilevel memory cell provided so as to correspond to a physical addresses converted from an input logical address, the cell having a control gate, a source and a drain, the cell storing at least three levels of data each, the data being expressed by data components of two-dimension or more; comprising the steps of:

preparing a judging value for specifying at least one of the data components; and

applying a voltage corresponding to the judging value to the control gate to determine whether a current flows between the source and the drain when the logical address is included in an address space  $A_1$  that corresponds to an address space including the physical address.

38. The method according to claim 37, wherein the cell stores  $2^n$  levels of data each expressed by data components ( $X_1, X_2, \dots, X_n$ ) of  $n$ -th dimension ( $n \geq 2$ ), the data component  $X_1$  having data of the logical address included in the address space  $A_1$ , further comprising the steps of:

preparing a first judging value for specifying at least

the data component X1;

specifying the data component X1 by means of the first judging value among data components corresponding to the input logical address included in the address space A1; and

outputting the data component X1 specified by means of the first judging value among data components corresponding to the input logical address included in the address space A1.

39. The method according to claim 38, further comprising the steps of:

preparing judging values for specifying the data components (X2, ..., Xn) having data of logical addresses included in address spaces (A2, ..., An) close to the address space A1, the data components (X2, ..., Xn) having the data stored sequentially in the order of closeness to the address space A1;

specifying a data component Xk ( $k = 1, 2, \dots, n$ ), by k-time specifying operation, by means of the judging values in accordance with an address space including an input logical address; and

outputting the data component Xk.

40. A computer readable medium storing program code for causing a computer to read data stored in a semiconductor device having at least one multilevel memory cell provided so as to correspond to a physical addresses converted from an input logical address, the cell having a control gate, a source and a drain, the cell storing at least three levels of data each, the data being expressed by data components of two-dimension or more; comprising:

first program code means for preparing a judging value for specifying at least one of the data components; and

second program code means for applying a voltage corresponding to the judging value to the control gate to determine whether a current flows between the source and the drain when the logical address is included in an



address space A1 that corresponds to an address space including the physical address.

41. The computer readable medium according to claim 40, wherein the cell stores  $2^n$  levels of data each expressed by data components (X1, X2, ..., Xn) of  $n$  - th dimension ( $n \geq 2$ ), the data component X1 having data of the logical address included in the address space A1, further comprising:

third program code means for preparing a first judging value for specifying at least the data component X1;

fourth program code means for specifying the data component X1 by means of the first judging value among data components corresponding to the input logical address included in the address space A1; and

fifth program code means for outputting the data component X1 specified by means of the first judging value among data components corresponding to the input logical address included in the address space A1.

42. The computer readable medium according to claim 41, further comprising:

sixth program code means for preparing judging values for specifying the data components (X2, ..., Xn) having data of logical addresses included in address spaces (A2, ..., An) close to the address space A1, the data components (X2, ..., Xn) having the data stored sequentially in the order of closeness to the address space A1;

seventh program code means for specifying a data component Xk ( $k = 1, 2, \dots, n$ ), by k-time specifying operation, by means of the judging values in accordance with an address space including an input logical address; and

eighth program code means for outputting the data component Xk.

43. A semiconductor device comprising:

a plurality of multilevel memory cells, each cell

storing one of at least three different levels of data each;

first coding means for converting, by a coding method, a first data into a first code composed of at least two-digit code components;

second coding means for converting, by a coding method, a second data into a second code composed of at least two-digit code components; and

arranging means for arranging the code components in order to store at least two pairs of code components in corresponding cells, each pair having a code component of the first code and a code component of the second code of a same digit.

44. The semiconductor device according to claim 43 wherein the first and the second codes are of the same number of digits.

45. The semiconductor device according to claim 43 wherein the coding method employs the binary system.

46. The semiconductor device according to claim 43 wherein each cell includes a control gate and a floating gate.

47. The semiconductor device according to claim 43 wherein the cells are at least a member of the group consisting of an MNOS, a mask ROM, an EEPROM, an EPROM, a PROM, and a non-volatile flash memory.

48. The semiconductor device according to claim 43 further comprising correction means for correcting at least an error occurring in the first code.

49. A semiconductor device comprising:

a plurality of multilevel memory cells, each cell storing one of at least three different levels of data

each;

coding means for converting input data into a code of at least two digits by a coding method; and

separating means for separating the code by a specific number of digits into at least a first and a second block of code components to store at least a code component group in at least one of the cells, the group having a code component of the first block and a code component of the second block of a same digit.

50. The semiconductor device according to claim 49 further comprising reading means for reading the code components stored in the cells and correcting at least one code train composed of the code components under error correction capability of the coding method to output the corrected code train.

51. The semiconductor device according to claim 50, wherein the reading means reads a data bit of a specific digit from each cell to form the code train.

52. The semiconductor device according to claim 51, wherein each cell storing one of four different levels of data each and the separating means separates the code into a first and a second block of code components of a same number of digit to store a code component pair at least in one of the cells, the pair having a code component of the first block and a code component of the second block of a same digit.

53. The semiconductor device according to claim 52, wherein each of the two blocks is composed of data bits with redundant bits when the blocks are output.

54. The semiconductor device according to claim 53, wherein the redundant bits are formed on the basis of the two blocks so as to correspond to each of the two blocks,

the total number of the number of the data bits of each of the two blocks and the number of the corresponding redundant bits being equal to the number of bits of the code train.

55. The semiconductor device according to claim 51, wherein each cell stores one of eight different levels of data each and the separating means separates the code into a first, a second and a third block of code components of a same number of digit to store a code component group in at least one of the cells, the group having a code component of the first block, a code component of the second block and a code component of the third block of a same digit.

56. The semiconductor device according to claim 55, wherein each of the three blocks is composed of data bits with redundant bits when the blocks are output.

57. The semiconductor device according to claim 56, wherein the redundant bits are formed on the basis of the three blocks so as to correspond to each of the three blocks, the total number of the number of the data bits of each of the three blocks and the number of the corresponding redundant bits being equal to the number of bits of the code train.

58. The semiconductor device according to claim 56, wherein the redundant bits include first redundant bits formed on the basis of second redundant bits formed by means of Hamming code so as to correspond to each of the three blocks, the second redundant bits being added to each of the three blocks to form code trains, all bits of each code train being EX-ORed to form the first redundant bits so as to correspond to each code train, the total number of the number of the bits of each code train and the number of the corresponding first redundant bits being equal to

the number of bits of the code train.

59. The semiconductor device according to claim 55, wherein the first block is composed of data bits with redundant bits and a fourth block formed by connecting the second and the third blocks is composed of data bits with redundant bits when the first and the fourth blocks are output.

60. The semiconductor device according to claim 59, wherein the redundant bits are formed on the basis of the first, the second and the third blocks so as to correspond to the first and the fourth blocks, the total number of the number of the data bits of the first block and the number of the corresponding redundant bits and the total number of the number of data bits of two blocks formed by dividing the fourth block and the number of the corresponding redundant bits being equal to the number of bits of the code train.

61. The semiconductor device according to claim 51, wherein each cell storing one of sixteen different levels of data each and the separating means separates the code into a first, a second, a third and a fourth block of code components of a same number of digit to store a code component group in at least one of the cells, the group having a code component of the first block, a code component of the second block, a code component of the third block and a code component of the fourth block of a same digit.

62. The semiconductor device according to claim 61, wherein each of the four blocks is composed of data bits with redundant bits when the blocks are output.

63. The semiconductor device according to claim 62, wherein the redundant bits are formed on the basis of the four blocks so as to correspond to each of the four blocks,

the total number of the number of the data bits of each of the four blocks and the number of the corresponding redundant bits being equal to the number of bits of the code train.

64. The semiconductor device according to claim 63, wherein the redundant bits include first redundant bits formed on the basis of second redundant bits formed by means of Hamming code so as to correspond to each of the four blocks, the second redundant bits being added to each of the four blocks to form code trains, all bits of each code train being EX-ORed to form the first redundant bits so as to correspond to each code train, the total number of the number of the bits of each code train and the number of the corresponding first redundant bits being equal to the number of bits of the code train.

65. The semiconductor device according to claim 61, wherein a fifth block formed by connecting the first and the second blocks and a sixth block formed by connecting the third and the fourth blocks are composed of data bits with redundant bits when the fifth and the sixth blocks are output.

66. The semiconductor device according to claim 65, wherein the redundant bits are formed on the basis of the first, the second, the third and the fourth blocks so as to correspond to the fifth and the sixth blocks, the total number of the number of the data bits of each of two blocks formed by dividing each of the fifth and the sixth blocks and the number of the corresponding redundant bits being equal to the number of bits of the code train.

67. The semiconductor device according to claim 49 wherein each cell includes a control gate and a floating gate.

68. The semiconductor device according to claim 49 wherein

the cells are at least a member of the group consisting of an MNOS, a mask ROM, an EEPROM, an EPROM, a PROM, and a non-volatile flash memory.

## ABSTRACT OF THE DISCLOSURE

A semiconductor device has multilevel memory cells, each cell storing at least three levels of data each. At least a first data composed of first data bits and a second data composed of second data bits are arranged in order that at least a bit of an  $N$ -order of the first bits and a bit of the  $N$ -order of the second bits are stored in one of the cells, the  $N$  being an integral number. A voltage corresponding to the  $N$ -order bits is generated and applied to the one of the cells in response to an address information corresponding thereto. Another semiconductor device has multilevel memory cells arranged so as to correspond to a physical address space, each cell storing  $2^n$  levels of data each expressed by  $\underline{n}$  ( $n \geq 2$ ) number of bits ( $X_1, X_2, \dots, X_n$ ). A logical address is converted into a physical address of the physical address space. Judging is made whether a logical address space including the logical address matches the physical address space. When matched, the most significant bit  $X_1$  is specified once using a reference value. The specified bit is output from one of the cells corresponding to the physical address. If not matched, the bits ( $X_2, \dots, X_n$ ) are specified by  $\underline{n}$  - time specifying operation maximum using maximum  $\underline{n}$  number of different reference values. The data writing/reading operations to/from the semiconductor devices can be stored in a computer readable medium as program codes for causing a computer to execute these operations.






FIG.1




FIG.2




FIG.3




FIG.4




FIG.5A




FIG.5B




FIG.6




FIG. 7A




FIG. 7B




FIG. 8




FIG.9






FIG10




FIG. 11

## DECLARATION AND POWER OF ATTORNEY

U.S.A.

As a below-named inventor, I hereby declare: My residence, post office address and citizenship are as stated below next to my name. I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled "MULTILEVEL SEMICONDUCTOR MEMORY, WRITE/READ METHOD" the specification of which THERE TO/THEREFROM AND STORAGE MEDIUM STORING WRITE/READ PROGRAM" is attached hereto.

☐ was filed on \_\_\_\_\_, as application Serial No. \_\_\_\_\_, and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above, and acknowledge a duty to disclose information which is material to the examination of this application under 37 CFR 1.56(a). I hereby claim priority benefits under 35 U.S.C. §119 based on any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate on the present invention, filed before the application(s) in which priority is claimed.

FOREIGN APPLICATION(S), IF ANY, REFERRED TO ABOVE			
COUNTRY	APPLICATION NO.	DATE	PRIORITY CLAIMED
Japan	267844/1996	Sept. 18, 1996	YES <input checked="" type="checkbox"/> NO <input type="checkbox"/>
Japan	342663/1996	Dec. 6, 1996	YES <input checked="" type="checkbox"/> NO <input type="checkbox"/>
			YES <input type="checkbox"/> NO <input type="checkbox"/>

I hereby claim benefit under 35 U.S.C. §120 of any U.S. application(s) listed below. If the subject matter of any claim(s) of this application is not disclosed in the prior U.S. application(s) as required by paragraph one of 35 U.S.C. §112, I acknowledge a duty to disclose material information as defined in 37 CFR 1.56(a) regarding occurrences between the filing date of the prior application(s) and the national or PCT international filing date of this application.

SERIAL NUMBER	FILING DATE	STATUS

I hereby appoint Elliott I. Pollock, RN (Registration No.) 16.906; George Vande Sande, RN 17.276; Robert R. Priddy, RN 20.169; Burton A. Amernick, RN 24.852; Stanley B. Green, RN 24.351; Richard Wiener, RN 18.741; Townsend M. Belser, Jr., RN 22.956; Morris Liss, RN 24.510; Martin Abramson, RN 25.787; George R. Pettit, RN 27.369; Louis Woo, RN 31.730; Elzbieta Chlopecka, RN 32.767; Eric Franklin, RN 37.134; John Hoel, RN 26.279; Joseph C. Redmond, Jr., RN 18.753, and Joseph P. Curtin, RN 34.571 my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith.

Address all communications to Pollock, Vande Sande & Priddy, P.O. Box 19088, Washington, D. C. 20036-3425.

All statements made herein of my own knowledge are true. All statements made on information and belief are believed to be true. These statements were made with the knowledge that willful false statements and the like so made are punishable by fine, imprisonment, or both, under 18 U.S.C. 1001 and may jeopardize the validity of the application or any patent issuing thereon.

Note: Please sign one full given name and your surname, using initials where appropriate for other names. It is important that the name be consistent throughout the application papers. Signing of an application more than five weeks prior to filing or an undated application is not acceptable to the Patent and Trademark Office except for receiving an initial filing date.

- Full name of inventor Katsuki HAZAMA Date: Sept. 4, 1997

Inventor's signature *Katsuki Hozama*

Residence Chiyoda-ku, Japan

Citizenship Japanese

Post Office Address c/o NIPPON STEEL CORPORATION, 6-3, Otemachi 2-chome, Chiyoda-ku, Tokyo-to, Japan
- Full name of inventor \_\_\_\_\_ Date: \_\_\_\_\_

Inventor's signature \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

☐ See additional page for additional inventors, if checked.